From: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
To: Ravulapati Vishnu vardhan rao <Vishnuvardhanrao.Ravulapati@amd.com>
Cc: "moderated list:SOUND - SOC LAYER / DYNAMIC AUDIO POWER
MANAGEM..." <alsa-devel@alsa-project.org>,
Maruthi Bayyavarapu <maruthi.bayyavarapu@amd.com>,
Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>,
Liam Girdwood <lgirdwood@gmail.com>,
YueHaibing <yuehaibing@huawei.com>,
open list <linux-kernel@vger.kernel.org>,
Takashi Iwai <tiwai@suse.com>, Mark Brown <broonie@kernel.org>,
djkurtz@google.com, Vijendar Mukunda <Vijendar.Mukunda@amd.com>,
Alex Deucher <alexander.deucher@amd.com>,
Colin Ian King <colin.king@canonical.com>,
Akshu.Agrawal@amd.com
Subject: Re: [alsa-devel] [PATCH v3 3/6] ASoC: amd: Enabling I2S instance in DMA and DAI
Date: Thu, 7 Nov 2019 09:22:25 -0600 [thread overview]
Message-ID: <73a0569b-7885-3461-4aff-e38e85a06ebf@linux.intel.com> (raw)
In-Reply-To: <1573133093-28208-4-git-send-email-Vishnuvardhanrao.Ravulapati@amd.com>
> if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
> - val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_ITER);
> - val = val | (rtd->xfer_resolution << 3);
> - rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_ITER);
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_ITER);
> + val = val | (rtd->xfer_resolution << 3);
> + rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_ITER);
> + break;
> + case I2S_SP_INSTANCE:
> + default:
> + val = rv_readl(rtd->acp3x_base + mmACP_I2STDM_ITER);
> + val = val | (rtd->xfer_resolution << 3);
> + rv_writel(val, rtd->acp3x_base + mmACP_I2STDM_ITER);
> + }
> } else {
> - val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_IRER);
> - val = val | (rtd->xfer_resolution << 3);
> - rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_IRER);
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_IRER);
> + val = val | (rtd->xfer_resolution << 3);
> + rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_IRER);
> + break;
> + case I2S_SP_INSTANCE:
> + default:
> + val = rv_readl(rtd->acp3x_base + mmACP_I2STDM_IRER);
> + val = val | (rtd->xfer_resolution << 3);
> + rv_writel(val, rtd->acp3x_base + mmACP_I2STDM_IRER);
> + }
You could reduce the code by setting the address in the switch case,
then perform the read/modify/write outisde of the switch.
> @@ -131,33 +168,104 @@ static int acp3x_i2s_trigger(struct snd_pcm_substream *substream,
> rtd->bytescount = acp_get_byte_count(rtd,
> substream->stream);
> if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
> - rv_writel(period_bytes, rtd->acp3x_base +
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + rv_writel(period_bytes, rtd->acp3x_base +
> mmACP_BT_TX_INTR_WATERMARK_SIZE);
> - val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_ITER);
> - val = val | BIT(0);
> - rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_ITER);
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_BTTDM_ITER);
> + val = val | BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_BTTDM_ITER);
> + rv_writel(1, rtd->acp3x_base +
> + mmACP_BTTDM_IER);
> + break;
> + case I2S_SP_INSTANCE:
> + default:
> + rv_writel(period_bytes, rtd->acp3x_base +
> + mmACP_I2S_TX_INTR_WATERMARK_SIZE);
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_I2STDM_ITER);
> + val = val | BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_I2STDM_ITER);
> + rv_writel(1, rtd->acp3x_base +
> + mmACP_I2STDM_IER);
> + }
> } else {
> - rv_writel(period_bytes, rtd->acp3x_base +
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + rv_writel(period_bytes, rtd->acp3x_base +
> mmACP_BT_RX_INTR_WATERMARK_SIZE);
> - val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_IRER);
> - val = val | BIT(0);
> - rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_IRER);
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_BTTDM_IRER);
> + val = val | BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_BTTDM_IRER);
> + rv_writel(1, rtd->acp3x_base +
> + mmACP_BTTDM_IER);
> + break;
> + case I2S_SP_INSTANCE:
> + default:
> + rv_writel(period_bytes, rtd->acp3x_base +
> + mmACP_I2S_RX_INTR_WATERMARK_SIZE);
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_I2STDM_IRER);
> + val = val | BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_I2STDM_IRER);
> + rv_writel(1, rtd->acp3x_base +
> + mmACP_I2STDM_IER);
> + }
same here, you could set 3 addresses in the switch cases, and perform
the operations outside of the switch.
> }
> - rv_writel(1, rtd->acp3x_base + mmACP_BTTDM_IER);
> break;
> case SNDRV_PCM_TRIGGER_STOP:
> case SNDRV_PCM_TRIGGER_SUSPEND:
> case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
> if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
> - val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_ITER);
> - val = val & ~BIT(0);
> - rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_ITER);
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_BTTDM_ITER);
> + val = val & ~BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_BTTDM_ITER);
> + rv_writel(0, rtd->acp3x_base +
> + mmACP_BTTDM_IER);
> + break;
> + case I2S_SP_INSTANCE:
> + default:
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_I2STDM_ITER);
> + val = val & ~BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_I2STDM_ITER);
> + rv_writel(0, rtd->acp3x_base +
> + mmACP_I2STDM_IER);
> + }
> +
> } else {
> - val = rv_readl(rtd->acp3x_base + mmACP_BTTDM_IRER);
> - val = val & ~BIT(0);
> - rv_writel(val, rtd->acp3x_base + mmACP_BTTDM_IRER);
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_BTTDM_IRER);
> + val = val & ~BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_BTTDM_IRER);
> + rv_writel(0, rtd->acp3x_base +
> + mmACP_BTTDM_IER);
> + break;
> + case I2S_SP_INSTANCE:
> + default:
> + val = rv_readl(rtd->acp3x_base +
> + mmACP_I2STDM_IRER);
> + val = val & ~BIT(0);
> + rv_writel(val, rtd->acp3x_base +
> + mmACP_I2STDM_IRER);
> + rv_writel(0, rtd->acp3x_base +
> + mmACP_I2STDM_IER);
> + }
and here too...
> if (direction == SNDRV_PCM_STREAM_PLAYBACK) {
> - /* Config ringbuffer */
> - rv_writel(MEM_WINDOW_START, rtd->acp3x_base +
> - mmACP_BT_TX_RINGBUFADDR);
> - rv_writel(MAX_BUFFER, rtd->acp3x_base +
> - mmACP_BT_TX_RINGBUFSIZE);
> - rv_writel(DMA_SIZE, rtd->acp3x_base + mmACP_BT_TX_DMA_SIZE);
> -
> - /* Config audio fifo */
> - acp_fifo_addr = ACP_SRAM_PTE_OFFSET + (rtd->num_pages * 8)
> - + PLAYBACK_FIFO_ADDR_OFFSET;
> - rv_writel(acp_fifo_addr, rtd->acp3x_base +
> - mmACP_BT_TX_FIFOADDR);
> - rv_writel(FIFO_SIZE, rtd->acp3x_base + mmACP_BT_TX_FIFOSIZE);
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + /* Config ringbuffer */
> + rv_writel(I2S_BT_TX_MEM_WINDOW_START,
> + rtd->acp3x_base + mmACP_BT_TX_RINGBUFADDR);
> + rv_writel(MAX_BUFFER, rtd->acp3x_base +
> + mmACP_BT_TX_RINGBUFSIZE);
> + rv_writel(DMA_SIZE,
> + rtd->acp3x_base + mmACP_BT_TX_DMA_SIZE);
> +
> + /* Config audio fifo */
> + acp_fifo_addr = ACP_SRAM_PTE_OFFSET +
> + BT_PB_FIFO_ADDR_OFFSET;
> + rv_writel(acp_fifo_addr,
> + rtd->acp3x_base + mmACP_BT_TX_FIFOADDR);
> + rv_writel(FIFO_SIZE,
> + rtd->acp3x_base + mmACP_BT_TX_FIFOSIZE);
> + /* Enable watermark/period interrupt to host */
> + rv_writel(BIT(BT_TX_THRESHOLD),
> + rtd->acp3x_base + mmACP_EXTERNAL_INTR_CNTL);
> + break;
> +
> + case I2S_SP_INSTANCE:
> + default:
> + /* Config ringbuffer */
> + rv_writel(I2S_SP_TX_MEM_WINDOW_START,
> + rtd->acp3x_base + mmACP_I2S_TX_RINGBUFADDR);
> + rv_writel(MAX_BUFFER,
> + rtd->acp3x_base + mmACP_I2S_TX_RINGBUFSIZE);
> + rv_writel(DMA_SIZE,
> + rtd->acp3x_base + mmACP_I2S_TX_DMA_SIZE);
> +
> + /* Config audio fifo */
> + acp_fifo_addr = ACP_SRAM_PTE_OFFSET +
> + SP_PB_FIFO_ADDR_OFFSET;
> + rv_writel(acp_fifo_addr,
> + rtd->acp3x_base + mmACP_I2S_TX_FIFOADDR);
> + rv_writel(FIFO_SIZE,
> + rtd->acp3x_base + mmACP_I2S_TX_FIFOSIZE);
> + /* Enable watermark/period interrupt to host */
> + rv_writel(BIT(I2S_TX_THRESHOLD),
> + rtd->acp3x_base + mmACP_EXTERNAL_INTR_CNTL);
> + }
> } else {
> - /* Config ringbuffer */
> - rv_writel(MEM_WINDOW_START + MAX_BUFFER, rtd->acp3x_base +
> - mmACP_BT_RX_RINGBUFADDR);
> - rv_writel(MAX_BUFFER, rtd->acp3x_base +
> - mmACP_BT_RX_RINGBUFSIZE);
> - rv_writel(DMA_SIZE, rtd->acp3x_base + mmACP_BT_RX_DMA_SIZE);
> -
> - /* Config audio fifo */
> - acp_fifo_addr = ACP_SRAM_PTE_OFFSET +
> - (rtd->num_pages * 8) + CAPTURE_FIFO_ADDR_OFFSET;
> - rv_writel(acp_fifo_addr, rtd->acp3x_base +
> - mmACP_BT_RX_FIFOADDR);
> - rv_writel(FIFO_SIZE, rtd->acp3x_base + mmACP_BT_RX_FIFOSIZE);
> + switch (rtd->i2s_instance) {
> + case I2S_BT_INSTANCE:
> + /* Config ringbuffer */
> + rv_writel(I2S_BT_RX_MEM_WINDOW_START,
> + rtd->acp3x_base + mmACP_BT_RX_RINGBUFADDR);
> + rv_writel(MAX_BUFFER,
> + rtd->acp3x_base + mmACP_BT_RX_RINGBUFSIZE);
> + rv_writel(DMA_SIZE,
> + rtd->acp3x_base + mmACP_BT_RX_DMA_SIZE);
> +
> + /* Config audio fifo */
> + acp_fifo_addr = ACP_SRAM_PTE_OFFSET +
> + BT_CAPT_FIFO_ADDR_OFFSET;
> + rv_writel(acp_fifo_addr,
> + rtd->acp3x_base + mmACP_BT_RX_FIFOADDR);
> + rv_writel(FIFO_SIZE,
> + rtd->acp3x_base + mmACP_BT_RX_FIFOSIZE);
> + /* Enable watermark/period interrupt to host */
> + rv_writel(BIT(BT_RX_THRESHOLD),
> + rtd->acp3x_base + mmACP_EXTERNAL_INTR_CNTL);
> + break;
> +
> + case I2S_SP_INSTANCE:
> + default:
> + /* Config ringbuffer */
> + rv_writel(I2S_SP_RX_MEM_WINDOW_START,
> + rtd->acp3x_base + mmACP_I2S_RX_RINGBUFADDR);
> + rv_writel(MAX_BUFFER,
> + rtd->acp3x_base + mmACP_I2S_RX_RINGBUFSIZE);
> + rv_writel(DMA_SIZE,
> + rtd->acp3x_base + mmACP_I2S_RX_DMA_SIZE);
> +
> + /* Config audio fifo */
> + acp_fifo_addr = ACP_SRAM_PTE_OFFSET +
> + SP_CAPT_FIFO_ADDR_OFFSET;
> + rv_writel(acp_fifo_addr,
> + rtd->acp3x_base + mmACP_I2S_RX_FIFOADDR);
> + rv_writel(FIFO_SIZE,
> + rtd->acp3x_base + mmACP_I2S_RX_FIFOSIZE);
> + /* Enable watermark/period interrupt to host */
> + rv_writel(BIT(I2S_RX_THRESHOLD),
> + rtd->acp3x_base + mmACP_EXTERNAL_INTR_CNTL);
> + }
and here too. You are doing the same operations with just different offsets.
_______________________________________________
Alsa-devel mailing list
Alsa-devel@alsa-project.org
https://mailman.alsa-project.org/mailman/listinfo/alsa-devel
next prev parent reply other threads:[~2019-11-07 17:07 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <1573133093-28208-1-git-send-email-Vishnuvardhanrao.Ravulapati@amd.com>
2019-11-07 13:24 ` [alsa-devel] [PATCH v3 1/6] ASoC: amd:Create multiple I2S platform device endpoints Ravulapati Vishnu vardhan rao
2019-11-07 13:24 ` [alsa-devel] [PATCH v3 2/6] ASoC: amd: Refactoring of DAI from DMA driver Ravulapati Vishnu vardhan rao
2019-11-07 15:13 ` Pierre-Louis Bossart
2019-11-07 13:24 ` [alsa-devel] [PATCH v3 3/6] ASoC: amd: Enabling I2S instance in DMA and DAI Ravulapati Vishnu vardhan rao
2019-11-07 15:22 ` Pierre-Louis Bossart [this message]
2019-11-07 13:24 ` [alsa-devel] [RESEND PATCH v3 4/6] ASoC: amd: add ACP3x TDM mode support Ravulapati Vishnu vardhan rao
2019-11-07 13:24 ` [alsa-devel] [RESEND PATCH v3 5/6] ASoC: amd: handle ACP3x i2s-sp watermark interrupt Ravulapati Vishnu vardhan rao
2019-11-07 15:27 ` Pierre-Louis Bossart
2019-11-07 13:24 ` [alsa-devel] [PATCH v3 6/6] ASoC: amd: Added ACP3x system resume and runtime pm Ravulapati Vishnu vardhan rao
2019-11-07 15:34 ` Pierre-Louis Bossart
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=73a0569b-7885-3461-4aff-e38e85a06ebf@linux.intel.com \
--to=pierre-louis.bossart@linux.intel.com \
--cc=Akshu.Agrawal@amd.com \
--cc=Vijendar.Mukunda@amd.com \
--cc=Vishnuvardhanrao.Ravulapati@amd.com \
--cc=alexander.deucher@amd.com \
--cc=alsa-devel@alsa-project.org \
--cc=broonie@kernel.org \
--cc=colin.king@canonical.com \
--cc=djkurtz@google.com \
--cc=kuninori.morimoto.gx@renesas.com \
--cc=lgirdwood@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=maruthi.bayyavarapu@amd.com \
--cc=tiwai@suse.com \
--cc=yuehaibing@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).