From: Jan Beulich <jbeulich@suse.com>
To: Roger Pau Monne <roger.pau@citrix.com>
Cc: Andrew Cooper <andrew.cooper3@citrix.com>, Wei Liu <wl@xen.org>,
xen-devel@lists.xenproject.org
Subject: Re: [PATCH v3 2/6] x86/vioapic: issue EOI to dpci when switching pin to edge trigger mode
Date: Tue, 26 Jan 2021 16:25:26 +0100 [thread overview]
Message-ID: <c6b886fb-11f1-6071-72d4-3d4d8d7f1cd5@suse.com> (raw)
In-Reply-To: <20210126134521.25784-3-roger.pau@citrix.com>
On 26.01.2021 14:45, Roger Pau Monne wrote:
> When an IO-APIC pin is switched from level to edge trigger mode the
> IRR bit is cleared, so it can be used as a way to EOI an interrupt at
> the IO-APIC level.
>
> Such EOI however does not get forwarded to the dpci code like it's
> done for the local APIC initiated EOI. This change adds the code in
> order to notify dpci of such EOI, so that dpci and the interrupt
> controller are in sync.
>
> Signed-off-by: Roger Pau Monné <roger.pau@citrix.com>
Reviewed-by: Jan Beulich <jbeulich@suse.com>
next prev parent reply other threads:[~2021-01-26 15:25 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-26 13:45 [PATCH v3 0/6] x86/intr: HVM guest interrupt handling fixes/cleanup Roger Pau Monne
2021-01-26 13:45 ` [PATCH v3 1/6] x86/vioapic: top word redir entry writes don't trigger interrupts Roger Pau Monne
2021-01-26 15:24 ` Jan Beulich
2021-01-26 13:45 ` [PATCH v3 2/6] x86/vioapic: issue EOI to dpci when switching pin to edge trigger mode Roger Pau Monne
2021-01-26 15:25 ` Jan Beulich [this message]
2021-01-26 13:45 ` [PATCH v3 3/6] x86/vpic: force int output to low when in init mode Roger Pau Monne
2021-01-26 16:50 ` Jan Beulich
2021-01-26 13:45 ` [PATCH v3 4/6] x86/vpic: don't trigger unmask event until end of init Roger Pau Monne
2021-01-26 16:53 ` Jan Beulich
2021-01-26 13:45 ` [PATCH v3 5/6] x86/vpic: issue dpci EOI for cleared pins at ICW1 Roger Pau Monne
2021-01-26 16:57 ` Jan Beulich
2021-01-27 9:15 ` Roger Pau Monné
2021-01-27 9:30 ` Jan Beulich
2021-04-20 9:32 ` Jan Beulich
2021-01-26 13:45 ` [PATCH v3 6/6] x86/dpci: remove the dpci EOI timer Roger Pau Monne
2021-01-26 17:07 ` [PATCH v3 0/6] x86/intr: HVM guest interrupt handling fixes/cleanup Jan Beulich
2021-01-27 9:21 ` Roger Pau Monné
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=c6b886fb-11f1-6071-72d4-3d4d8d7f1cd5@suse.com \
--to=jbeulich@suse.com \
--cc=andrew.cooper3@citrix.com \
--cc=roger.pau@citrix.com \
--cc=wl@xen.org \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.