From: Biju Das <biju.das.jz@bp.renesas.com>
To: cip-dev@lists.cip-project.org,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
Pavel Machek <pavel@denx.de>
Cc: Chris Paterson <chris.paterson2@renesas.com>,
Biju Das <biju.das.jz@bp.renesas.com>,
Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [cip-dev] [PATCH 4.4.y-cip 21/30] pinctrl: sh-pfc: r8a7790: Add SCIF_CLK support
Date: Fri, 28 Aug 2020 16:41:46 +0100 [thread overview]
Message-ID: <20200828154155.5827-22-biju.das.jz@bp.renesas.com> (raw)
In-Reply-To: <20200828154155.5827-1-biju.das.jz@bp.renesas.com>
[-- Attachment #1: Type: text/plain, Size: 2403 bytes --]
From: Geert Uytterhoeven <geert+renesas@glider.be>
commit 53ec9ccd1c62b644d81674e013b1800dd88ec92b upstream.
Add pins, groups, and a function for SCIF_CLK, which is the external
clock source for the Baud Rate Generator for External Clock (BRG) on
(H)SCIF.
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
---
drivers/pinctrl/sh-pfc/pfc-r8a7790.c | 23 +++++++++++++++++++++++
1 file changed, 23 insertions(+)
diff --git a/drivers/pinctrl/sh-pfc/pfc-r8a7790.c b/drivers/pinctrl/sh-pfc/pfc-r8a7790.c
index 1acad99d6466..0602ae4ec039 100644
--- a/drivers/pinctrl/sh-pfc/pfc-r8a7790.c
+++ b/drivers/pinctrl/sh-pfc/pfc-r8a7790.c
@@ -3236,6 +3236,21 @@ static const unsigned int scifb2_data_c_pins[] = {
static const unsigned int scifb2_data_c_mux[] = {
SCIFB2_RXD_C_MARK, SCIFB2_TXD_C_MARK,
};
+/* - SCIF Clock ------------------------------------------------------------- */
+static const unsigned int scif_clk_pins[] = {
+ /* SCIF_CLK */
+ RCAR_GP_PIN(4, 26),
+};
+static const unsigned int scif_clk_mux[] = {
+ SCIF_CLK_MARK,
+};
+static const unsigned int scif_clk_b_pins[] = {
+ /* SCIF_CLK */
+ RCAR_GP_PIN(5, 4),
+};
+static const unsigned int scif_clk_b_mux[] = {
+ SCIF_CLK_B_MARK,
+};
/* - SDHI0 ------------------------------------------------------------------ */
static const unsigned int sdhi0_data1_pins[] = {
/* D0 */
@@ -4139,6 +4154,8 @@ static const struct sh_pfc_pin_group pinmux_groups[] = {
SH_PFC_PIN_GROUP(scifb2_clk_b),
SH_PFC_PIN_GROUP(scifb2_ctrl_b),
SH_PFC_PIN_GROUP(scifb2_data_c),
+ SH_PFC_PIN_GROUP(scif_clk),
+ SH_PFC_PIN_GROUP(scif_clk_b),
SH_PFC_PIN_GROUP(sdhi0_data1),
SH_PFC_PIN_GROUP(sdhi0_data4),
SH_PFC_PIN_GROUP(sdhi0_ctrl),
@@ -4555,6 +4572,11 @@ static const char * const scifb2_groups[] = {
"scifb2_data_c",
};
+static const char * const scif_clk_groups[] = {
+ "scif_clk",
+ "scif_clk_b",
+};
+
static const char * const sdhi0_groups[] = {
"sdhi0_data1",
"sdhi0_data4",
@@ -4729,6 +4751,7 @@ static const struct sh_pfc_function pinmux_functions[] = {
SH_PFC_FUNCTION(scifb0),
SH_PFC_FUNCTION(scifb1),
SH_PFC_FUNCTION(scifb2),
+ SH_PFC_FUNCTION(scif_clk),
SH_PFC_FUNCTION(sdhi0),
SH_PFC_FUNCTION(sdhi1),
SH_PFC_FUNCTION(sdhi2),
--
2.17.1
[-- Attachment #2: Type: text/plain, Size: 419 bytes --]
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#5311): https://lists.cip-project.org/g/cip-dev/message/5311
Mute This Topic: https://lists.cip-project.org/mt/76477099/4520388
Group Owner: cip-dev+owner@lists.cip-project.org
Unsubscribe: https://lists.cip-project.org/g/cip-dev/leave/8129055/727948398/xyzzy [cip-dev@archiver.kernel.org]
-=-=-=-=-=-=-=-=-=-=-=-
next prev parent reply other threads:[~2020-08-28 16:07 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-28 15:41 [cip-dev] [PATCH 4.4.y-cip 00/30] Add iWave RZ/G1H basic board support Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 01/30] ARM: shmobile: Document RZ/G1H SoC DT binding Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 02/30] dt-bindings: reset: rcar-rst: Document r8a7742 reset module Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 03/30] soc: renesas: rcar-rst: Add support for RZ/G1H Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 04/30] ARM: shmobile: r8a7742: Add clock index macros for DT sources Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 05/30] clk: shmobile: Document r8a7742 CPG clock support Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 06/30] clk: shmobile: Document r8a7742 MSTP " Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 07/30] clk: shmobile: Document r8a7742 CPG DIV6 " Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 08/30] clk: shmobile: Compile clk-rcar-gen2.c when using the r8a7742 Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 09/30] ARM: shmobile: r8a7742: Basic SoC support Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 10/30] soc: renesas: Add Renesas R8A7742 config option Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 11/30] ARM: debug-ll: Add support for r8a7742 Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 12/30] ARM: shmobile: defconfig: Enable r8a7742 SoC Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 13/30] ARM: multi_v7_defconfig: " Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 14/30] dt-bindings: serial: renesas,scifa: Document r8a7742 bindings Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 15/30] dt-bindings: serial: renesas,scif: " Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 16/30] dt-bindings: serial: renesas,scifb: " Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 17/30] dt-bindings: serial: renesas,hscif: " Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 18/30] dt-bindings: mmc: renesas,mmcif: Document r8a7742 DT bindings Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 19/30] dt-bindings: pinctrl: sh-pfc: Document r8a7742 PFC support Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 20/30] pinctrl: sh-pfc: r8a7790: Use PINMUX_SINGLE() instead of raw PINMUX_DATA() Biju Das
2020-08-28 15:41 ` Biju Das [this message]
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 22/30] pinctrl: sh-pfc: r8a7790: Add missing TX_ER pin to avb_mii group Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 23/30] pinctrl: sh-pfc: r8a7790: Add r8a7742 PFC support Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 24/30] ARM: dts: r8a7742: Initial SoC device tree Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 25/30] dt-bindings: gpio: renesas, rcar-gpio: Add r8a7742 (RZ/G1H) support Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 26/30] ARM: dts: r8a7742: Add GPIO nodes Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 27/30] dt-bindings: arm: renesas: Document iW-RainboW-G21M-Qseven-RZG1H SoM Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 28/30] ARM: dts: r8a7742-iwg21m: Add iWave RZ/G1H Qseven SOM Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 29/30] dt-bindings: arm: renesas: Document iW-RainboW-G21D-Qseven-RZG1H board Biju Das
2020-08-28 15:41 ` [cip-dev] [PATCH 4.4.y-cip 30/30] ARM: dts: r8a7742-iwg21d-q7: Add iWave G21D-Q7 board based on RZ/G1H Biju Das
2020-08-28 18:28 ` [cip-dev] [PATCH 4.4.y-cip 00/30] Add iWave RZ/G1H basic board support Pavel Machek
2020-08-29 11:51 ` Pavel Machek
2020-08-31 15:05 ` Biju Das
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200828154155.5827-22-biju.das.jz@bp.renesas.com \
--to=biju.das.jz@bp.renesas.com \
--cc=chris.paterson2@renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=pavel@denx.de \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).