From: Alistair Francis <alistair23@gmail.com>
To: qemu-devel@nongnu.org, peter.maydell@linaro.org
Cc: peter.crosthwaite@xilinx.com, alistair23@gmail.com, konstanty@ieee.org
Subject: [Qemu-devel] [PATCH v5 0/8] Update the Netduino 2 Machine
Date: Tue, 26 Jul 2016 07:37:37 -0700 [thread overview]
Message-ID: <cover.1469514677.git.alistair@alistair23.me> (raw)
This patchset continues with the Netduino 2 and STM32F205 SoC
work.
This patch series makes a small change to the STM32F2xx
SoC to tidy up the code.
Next a feature is added to the STM32F2xx timer to display the
PWM duty cycle, when debugging is enabled.
Then the STM32F2xx SPI and ADC devices are added and connected
to the STM32F205 SoC.
Finally the maintainers file is updated to add myself as the
maintainer for the Netdunio 2 and STM32F2xx.
V5:
- Add a irq ORing function
V4:
- Add VMState to the new devices
- Remove rand() function
V3:
- Rebase
V2:
- Update based on Peter C's coments
- Rebase
- Create an ADC folder for the ADC device
Alistair Francis (8):
STM32F205: Remove the individual device variables
STM32F2xx: Display PWM duty cycle from timer
STM32F2xx: Add the ADC device
STM32F2xx: Add the SPI device
irq: Add a new irq device that allows the ORing of lines
STM32F205: Connect the ADC devices
STM32F205: Connect the SPI devices
MAINTAINERS: Add Alistair to the maintainers list
MAINTAINERS | 15 ++
default-configs/arm-softmmu.mak | 2 +
hw/Makefile.objs | 1 +
hw/adc/Makefile.objs | 1 +
hw/adc/stm32f2xx_adc.c | 306 ++++++++++++++++++++++++++++++++++++++++
hw/arm/stm32f205_soc.c | 82 ++++++++---
hw/core/irq.c | 44 ++++++
hw/ssi/Makefile.objs | 1 +
hw/ssi/stm32f2xx_spi.c | 225 +++++++++++++++++++++++++++++
hw/timer/stm32f2xx_timer.c | 9 ++
include/hw/adc/stm32f2xx_adc.h | 87 ++++++++++++
include/hw/arm/stm32f205_soc.h | 6 +
include/hw/irq.h | 13 ++
include/hw/ssi/stm32f2xx_spi.h | 72 ++++++++++
14 files changed, 846 insertions(+), 18 deletions(-)
create mode 100644 hw/adc/Makefile.objs
create mode 100644 hw/adc/stm32f2xx_adc.c
create mode 100644 hw/ssi/stm32f2xx_spi.c
create mode 100644 include/hw/adc/stm32f2xx_adc.h
create mode 100644 include/hw/ssi/stm32f2xx_spi.h
--
2.7.4
next reply other threads:[~2016-07-26 14:37 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-07-26 14:37 Alistair Francis [this message]
2016-07-26 14:37 ` [Qemu-devel] [PATCH v5 1/8] STM32F205: Remove the individual device variables Alistair Francis
2016-07-26 14:37 ` [Qemu-devel] [PATCH v5 2/8] STM32F2xx: Display PWM duty cycle from timer Alistair Francis
2016-07-26 14:37 ` [Qemu-devel] [PATCH v5 3/8] STM32F2xx: Add the ADC device Alistair Francis
2016-07-26 14:37 ` [Qemu-devel] [PATCH v5 4/8] STM32F2xx: Add the SPI device Alistair Francis
2016-07-26 14:37 ` [Qemu-devel] [PATCH v5 5/8] irq: Add a new irq device that allows the ORing of lines Alistair Francis
2016-07-26 15:00 ` Peter Maydell
2016-08-01 2:21 ` Alistair Francis
2016-08-01 7:38 ` Peter Maydell
2016-07-26 14:38 ` [Qemu-devel] [PATCH v5 8/8] MAINTAINERS: Add Alistair to the maintainers list Alistair Francis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1469514677.git.alistair@alistair23.me \
--to=alistair23@gmail.com \
--cc=konstanty@ieee.org \
--cc=peter.crosthwaite@xilinx.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.