From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [2/4] arm: dts: mt2712: add uart APDMA to device tree From: Long Cheng Message-Id: <1556336193-15198-3-git-send-email-long.cheng@mediatek.com> Date: Sat, 27 Apr 2019 11:36:31 +0800 To: Vinod Koul , Randy Dunlap , Rob Herring , Mark Rutland , Ryder Lee , Sean Wang , Nicolas Boichat , Matthias Brugger Cc: Dan Williams , Greg Kroah-Hartman , Jiri Slaby , Sean Wang , dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, srv_heupstream@mediatek.com, Yingjoe Chen , YT Shen , Zhenbao Liu , Long Cheng List-ID: MS4gYWRkIHVhcnQgQVBETUEgY29udHJvbGxlciBkZXZpY2Ugbm9kZQoyLiBhZGQgdWFydCAwLzEv Mi8zLzQvNSBETUEgZnVuY3Rpb24KClNpZ25lZC1vZmYtYnk6IExvbmcgQ2hlbmcgPGxvbmcuY2hl bmdAbWVkaWF0ZWsuY29tPgotLS0KIGFyY2gvYXJtNjQvYm9vdC9kdHMvbWVkaWF0ZWsvbXQyNzEy ZS5kdHNpIHwgICA1MSArKysrKysrKysrKysrKysrKysrKysrKysrKysrKwogMSBmaWxlIGNoYW5n ZWQsIDUxIGluc2VydGlvbnMoKykKCmRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL21l ZGlhdGVrL210MjcxMmUuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWVkaWF0ZWsvbXQyNzEy ZS5kdHNpCmluZGV4IDk3NmQ5MmEuLmYxZTQxOWUgMTAwNjQ0Ci0tLSBhL2FyY2gvYXJtNjQvYm9v dC9kdHMvbWVkaWF0ZWsvbXQyNzEyZS5kdHNpCisrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWVk aWF0ZWsvbXQyNzEyZS5kdHNpCkBAIC0zMDAsNiArMzAwLDkgQEAKIAkJaW50ZXJydXB0cyA9IDxH SUNfU1BJIDEyNyBJUlFfVFlQRV9MRVZFTF9MT1c+OwogCQljbG9ja3MgPSA8JmJhdWRfY2xrPiwg PCZzeXNfY2xrPjsKIAkJY2xvY2stbmFtZXMgPSAiYmF1ZCIsICJidXMiOworCQlkbWFzID0gPCZh cGRtYSAxMAorCQkJJmFwZG1hIDExPjsKKwkJZG1hLW5hbWVzID0gInR4IiwgInJ4IjsKIAkJc3Rh dHVzID0gImRpc2FibGVkIjsKIAl9OwogCkBAIC0zNjksNiArMzcyLDM5IEBACiAJCQkgKEdJQ19D UFVfTUFTS19SQVcoMHgxMykgfCBJUlFfVFlQRV9MRVZFTF9ISUdIKT47CiAJfTsKIAorCWFwZG1h OiBkbWEtY29udHJvbGxlckAxMTAwMDQwMCB7CisJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQy NzEyLXVhcnQtZG1hIiwKKwkJCSAgICAgIm1lZGlhdGVrLG10NjU3Ny11YXJ0LWRtYSI7CisJCXJl ZyA9IDwwIDB4MTEwMDA0MDAgMCAweDgwPiwKKwkJICAgICAgPDAgMHgxMTAwMDQ4MCAwIDB4ODA+ LAorCQkgICAgICA8MCAweDExMDAwNTAwIDAgMHg4MD4sCisJCSAgICAgIDwwIDB4MTEwMDA1ODAg MCAweDgwPiwKKwkJICAgICAgPDAgMHgxMTAwMDYwMCAwIDB4ODA+LAorCQkgICAgICA8MCAweDEx MDAwNjgwIDAgMHg4MD4sCisJCSAgICAgIDwwIDB4MTEwMDA3MDAgMCAweDgwPiwKKwkJICAgICAg PDAgMHgxMTAwMDc4MCAwIDB4ODA+LAorCQkgICAgICA8MCAweDExMDAwODAwIDAgMHg4MD4sCisJ CSAgICAgIDwwIDB4MTEwMDA4ODAgMCAweDgwPiwKKwkJICAgICAgPDAgMHgxMTAwMDkwMCAwIDB4 ODA+LAorCQkgICAgICA8MCAweDExMDAwOTgwIDAgMHg4MD47CisJCWludGVycnVwdHMgPSA8R0lD X1NQSSAxMDMgSVJRX1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAgPEdJQ19TUEkgMTA0IElSUV9U WVBFX0xFVkVMX0xPVz4sCisJCQkgICAgIDxHSUNfU1BJIDEwNSBJUlFfVFlQRV9MRVZFTF9MT1c+ LAorCQkJICAgICA8R0lDX1NQSSAxMDYgSVJRX1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAgPEdJ Q19TUEkgMTA3IElSUV9UWVBFX0xFVkVMX0xPVz4sCisJCQkgICAgIDxHSUNfU1BJIDEwOCBJUlFf VFlQRV9MRVZFTF9MT1c+LAorCQkJICAgICA8R0lDX1NQSSAxMDkgSVJRX1RZUEVfTEVWRUxfTE9X PiwKKwkJCSAgICAgPEdJQ19TUEkgMTEwIElSUV9UWVBFX0xFVkVMX0xPVz4sCisJCQkgICAgIDxH SUNfU1BJIDExMSBJUlFfVFlQRV9MRVZFTF9MT1c+LAorCQkJICAgICA8R0lDX1NQSSAxMTIgSVJR X1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAgPEdJQ19TUEkgMTEzIElSUV9UWVBFX0xFVkVMX0xP Vz4sCisJCQkgICAgIDxHSUNfU1BJIDExNCBJUlFfVFlQRV9MRVZFTF9MT1c+OworCQlkbWEtcmVx dWVzdHMgPSA8MTI+OworCQljbG9ja3MgPSA8JnBlcmljZmcgQ0xLX1BFUklfQVBfRE1BPjsKKwkJ Y2xvY2stbmFtZXMgPSAiYXBkbWEiOworCQkjZG1hLWNlbGxzID0gPDE+OworCX07CisKIAlhdXhh ZGM6IGFkY0AxMTAwMTAwMCB7CiAJCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQyNzEyLWF1eGFk YyI7CiAJCXJlZyA9IDwwIDB4MTEwMDEwMDAgMCAweDEwMDA+OwpAQCAtMzg1LDYgKzQyMSw5IEBA CiAJCWludGVycnVwdHMgPSA8R0lDX1NQSSA5MSBJUlFfVFlQRV9MRVZFTF9MT1c+OwogCQljbG9j a3MgPSA8JmJhdWRfY2xrPiwgPCZzeXNfY2xrPjsKIAkJY2xvY2stbmFtZXMgPSAiYmF1ZCIsICJi dXMiOworCQlkbWFzID0gPCZhcGRtYSAwCisJCQkmYXBkbWEgMT47CisJCWRtYS1uYW1lcyA9ICJ0 eCIsICJyeCI7CiAJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CiAJfTsKIApAQCAtMzk1LDYgKzQzNCw5 IEBACiAJCWludGVycnVwdHMgPSA8R0lDX1NQSSA5MiBJUlFfVFlQRV9MRVZFTF9MT1c+OwogCQlj bG9ja3MgPSA8JmJhdWRfY2xrPiwgPCZzeXNfY2xrPjsKIAkJY2xvY2stbmFtZXMgPSAiYmF1ZCIs ICJidXMiOworCQlkbWFzID0gPCZhcGRtYSAyCisJCQkmYXBkbWEgMz47CisJCWRtYS1uYW1lcyA9 ICJ0eCIsICJyeCI7CiAJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CiAJfTsKIApAQCAtNDA1LDYgKzQ0 Nyw5IEBACiAJCWludGVycnVwdHMgPSA8R0lDX1NQSSA5MyBJUlFfVFlQRV9MRVZFTF9MT1c+Owog CQljbG9ja3MgPSA8JmJhdWRfY2xrPiwgPCZzeXNfY2xrPjsKIAkJY2xvY2stbmFtZXMgPSAiYmF1 ZCIsICJidXMiOworCQlkbWFzID0gPCZhcGRtYSA0CisJCQkmYXBkbWEgNT47CisJCWRtYS1uYW1l cyA9ICJ0eCIsICJyeCI7CiAJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CiAJfTsKIApAQCAtNDE1LDYg KzQ2MCw5IEBACiAJCWludGVycnVwdHMgPSA8R0lDX1NQSSA5NCBJUlFfVFlQRV9MRVZFTF9MT1c+ OwogCQljbG9ja3MgPSA8JmJhdWRfY2xrPiwgPCZzeXNfY2xrPjsKIAkJY2xvY2stbmFtZXMgPSAi YmF1ZCIsICJidXMiOworCQlkbWFzID0gPCZhcGRtYSA2CisJCQkmYXBkbWEgNz47CisJCWRtYS1u YW1lcyA9ICJ0eCIsICJyeCI7CiAJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CiAJfTsKIApAQCAtNjI5 LDYgKzY3Nyw5IEBACiAJCWludGVycnVwdHMgPSA8R0lDX1NQSSAxMjYgSVJRX1RZUEVfTEVWRUxf TE9XPjsKIAkJY2xvY2tzID0gPCZiYXVkX2Nsaz4sIDwmc3lzX2Nsaz47CiAJCWNsb2NrLW5hbWVz ID0gImJhdWQiLCAiYnVzIjsKKwkJZG1hcyA9IDwmYXBkbWEgOAorCQkJJmFwZG1hIDk+OworCQlk bWEtbmFtZXMgPSAidHgiLCAicngiOwogCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwogCX07CiAK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id AC05AC43219 for ; Sat, 27 Apr 2019 03:37:08 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 899A3206C1 for ; Sat, 27 Apr 2019 03:37:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725933AbfD0DhC (ORCPT ); Fri, 26 Apr 2019 23:37:02 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:54909 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727387AbfD0Dgy (ORCPT ); Fri, 26 Apr 2019 23:36:54 -0400 X-UUID: 763cdf3e02464a9e9ba52c367cfb86b9-20190427 X-UUID: 763cdf3e02464a9e9ba52c367cfb86b9-20190427 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 504444854; Sat, 27 Apr 2019 11:36:44 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Sat, 27 Apr 2019 11:36:43 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Sat, 27 Apr 2019 11:36:42 +0800 From: Long Cheng To: Vinod Koul , Randy Dunlap , Rob Herring , Mark Rutland , Ryder Lee , Sean Wang , Nicolas Boichat , Matthias Brugger CC: Dan Williams , Greg Kroah-Hartman , Jiri Slaby , Sean Wang , , , , , , , , Yingjoe Chen , YT Shen , Zhenbao Liu , Long Cheng Subject: [PATCH 2/4] arm: dts: mt2712: add uart APDMA to device tree Date: Sat, 27 Apr 2019 11:36:31 +0800 Message-ID: <1556336193-15198-3-git-send-email-long.cheng@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1556336193-15198-1-git-send-email-long.cheng@mediatek.com> References: <1556336193-15198-1-git-send-email-long.cheng@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" X-MTK: N Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org Message-ID: <20190427033631.3Mj5nfHizGm80IWtd78AYGVTat6E1KAomKpN-IU-SQY@z> 1. add uart APDMA controller device node 2. add uart 0/1/2/3/4/5 DMA function Signed-off-by: Long Cheng --- arch/arm64/boot/dts/mediatek/mt2712e.dtsi | 51 +++++++++++++++++++++++++++++ 1 file changed, 51 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi index 976d92a..f1e419e 100644 --- a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi @@ -300,6 +300,9 @@ interrupts = ; clocks = <&baud_clk>, <&sys_clk>; clock-names = "baud", "bus"; + dmas = <&apdma 10 + &apdma 11>; + dma-names = "tx", "rx"; status = "disabled"; }; @@ -369,6 +372,39 @@ (GIC_CPU_MASK_RAW(0x13) | IRQ_TYPE_LEVEL_HIGH)>; }; + apdma: dma-controller@11000400 { + compatible = "mediatek,mt2712-uart-dma", + "mediatek,mt6577-uart-dma"; + reg = <0 0x11000400 0 0x80>, + <0 0x11000480 0 0x80>, + <0 0x11000500 0 0x80>, + <0 0x11000580 0 0x80>, + <0 0x11000600 0 0x80>, + <0 0x11000680 0 0x80>, + <0 0x11000700 0 0x80>, + <0 0x11000780 0 0x80>, + <0 0x11000800 0 0x80>, + <0 0x11000880 0 0x80>, + <0 0x11000900 0 0x80>, + <0 0x11000980 0 0x80>; + interrupts = , + , + , + , + , + , + , + , + , + , + , + ; + dma-requests = <12>; + clocks = <&pericfg CLK_PERI_AP_DMA>; + clock-names = "apdma"; + #dma-cells = <1>; + }; + auxadc: adc@11001000 { compatible = "mediatek,mt2712-auxadc"; reg = <0 0x11001000 0 0x1000>; @@ -385,6 +421,9 @@ interrupts = ; clocks = <&baud_clk>, <&sys_clk>; clock-names = "baud", "bus"; + dmas = <&apdma 0 + &apdma 1>; + dma-names = "tx", "rx"; status = "disabled"; }; @@ -395,6 +434,9 @@ interrupts = ; clocks = <&baud_clk>, <&sys_clk>; clock-names = "baud", "bus"; + dmas = <&apdma 2 + &apdma 3>; + dma-names = "tx", "rx"; status = "disabled"; }; @@ -405,6 +447,9 @@ interrupts = ; clocks = <&baud_clk>, <&sys_clk>; clock-names = "baud", "bus"; + dmas = <&apdma 4 + &apdma 5>; + dma-names = "tx", "rx"; status = "disabled"; }; @@ -415,6 +460,9 @@ interrupts = ; clocks = <&baud_clk>, <&sys_clk>; clock-names = "baud", "bus"; + dmas = <&apdma 6 + &apdma 7>; + dma-names = "tx", "rx"; status = "disabled"; }; @@ -629,6 +677,9 @@ interrupts = ; clocks = <&baud_clk>, <&sys_clk>; clock-names = "baud", "bus"; + dmas = <&apdma 8 + &apdma 9>; + dma-names = "tx", "rx"; status = "disabled"; }; -- 1.7.9.5