From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <dmaengine-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 87132C32771
	for <dmaengine@archiver.kernel.org>; Wed, 21 Sep 2022 09:26:11 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S231589AbiIUJ0J (ORCPT <rfc822;dmaengine@archiver.kernel.org>);
        Wed, 21 Sep 2022 05:26:09 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44346 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S231599AbiIUJ0D (ORCPT
        <rfc822;dmaengine@vger.kernel.org>); Wed, 21 Sep 2022 05:26:03 -0400
Received: from mx.gpxsee.org (mx.gpxsee.org [37.205.14.76])
        by lindbergh.monkeyblade.net (Postfix) with ESMTP id 940948F94C;
        Wed, 21 Sep 2022 02:25:53 -0700 (PDT)
Received: from [192.168.4.25] (unknown [62.77.71.229])
        by mx.gpxsee.org (Postfix) with ESMTPSA id 6BF41468C3;
        Wed, 21 Sep 2022 11:25:51 +0200 (CEST)
Message-ID: <e084352e-a784-accd-f267-9e0c30c7a92b@gpxsee.org>
Date:   Wed, 21 Sep 2022 11:25:50 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.1.2
To:     lizhi.hou@amd.com
Cc:     dmaengine@vger.kernel.org, linux-i2c@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-media@vger.kernel.org,
        martin.tuma@digiteqautomotive.com, mchehab@kernel.org,
        michal.simek@xilinx.com, tumic@gpxsee.org, vkoul@kernel.org
References: <19bd8ce4-2dde-e985-00f4-09b48decd3dc@amd.com>
Subject: Re: [PATCH v2 2/3] Added Xilinx XDMA IP core driver
Content-Language: en-US
From:   =?UTF-8?Q?Martin_T=c5=afma?= <tumic@gpxsee.org>
In-Reply-To: <19bd8ce4-2dde-e985-00f4-09b48decd3dc@amd.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk
List-ID: <dmaengine.vger.kernel.org>
X-Mailing-List: dmaengine@vger.kernel.org

 > Currently, the V3 patch series does not support register user logic
 > interrupt yet.

This is a showstopper for almost every XDMA based PCIe card. As the 
driver "consumes" the whole register space (including the user IRQs 
enable/disable registers), there is AFAIK no way how to enable the user 
IRQs when this driver is loaded.

 > Could you convert your driver to use this?

Not without the user IRQs.

M.