From mboxrd@z Thu Jan 1 00:00:00 1970 From: Maxime Ripard Subject: Re: [PATCH v3 18/25] drm/panel: Add Bananapi S070WV20-CT16 ICN6211 MIPI-DSI to RGB bridge Date: Mon, 29 Oct 2018 10:33:06 +0100 Message-ID: <20181029093306.ysyfgnrozbo2ywcu@flea> References: <20181026144344.27778-1-jagan@amarulasolutions.com> <20181026144344.27778-19-jagan@amarulasolutions.com> Reply-To: maxime.ripard-LDxbnhwyfcJBDgjK7y7TUQ@public.gmane.org Mime-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="hdtvfuanrelpecuc" Return-path: Sender: linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org Content-Disposition: inline In-Reply-To: <20181026144344.27778-19-jagan-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org> List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , To: Jagan Teki Cc: Chen-Yu Tsai , Icenowy Zheng , Jernej Skrabec , Vasily Khoruzhick , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , David Airlie , dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, Michael Turquette , Stephen Boyd , linux-clk-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Michael Trimarchi , linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org List-Id: dri-devel@lists.freedesktop.org --hdtvfuanrelpecuc Content-Type: text/plain; charset="UTF-8" Content-Disposition: inline On Fri, Oct 26, 2018 at 08:13:37PM +0530, Jagan Teki wrote: > Bananapi S070WV20-CT16 ICN6211 is 800x480, 4-lane MIPI-DSI to RGB bridge > panel which can be used to connect via DSI port on BPI-M64 board, > so add a driver for it. > > The same panel PCB comes with parallel RBG which is supported via > panel-simple driver with "bananapi,s070wv20-ct16" compatible. > > BSP dclock of 30MHz is not working with existing sunxi-ng and sun4i > sun4i_dclk_recalc, so updated to 55MHz can result proper working > nkm dividers. > > dclock, 30MHz => PLL_MIPI, 300MHz => set rate 440MHz with 1,2,1 nkm > dclock, 55MHz => PLL_MIPI, 300MHz => set rate 330MHz with 5,2,9 nkm That panel is generic, you don't need those details in your commit log. Maxime -- Maxime Ripard, Bootlin Embedded Linux and Kernel engineering https://bootlin.com --hdtvfuanrelpecuc--