All of lore.kernel.org
 help / color / mirror / Atom feed
From: Kristina Martsenko <kristina.martsenko@arm.com>
To: Mark Brown <broonie@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>,
	linux-arm-kernel@lists.infradead.org,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>
Subject: Re: [PATCH v2 06/28] arm64/sysreg: Add _EL1 into ID_AA64PFR0_EL1 definition names
Date: Wed, 17 Aug 2022 16:44:09 +0100	[thread overview]
Message-ID: <ea38b9db-7c10-ffd7-6bc1-71351dd1c137@arm.com> (raw)
In-Reply-To: <20220815162648.781802-7-broonie@kernel.org>

On 15/08/2022 17:26, Mark Brown wrote:
> Normally we include the full register name in the defines for fields within
> registers but this has not been followed for ID registers. In preparation
> for automatic generation of defines add the _EL1s into the defines for
> ID_AA64PFR0_EL1 to follow the convention. No functional changes.
> 
> Signed-off-by: Mark Brown <broonie@kernel.org>
> ---

> diff --git a/arch/arm64/include/asm/cpufeature.h b/arch/arm64/include/asm/cpufeature.h
> index 868307aff3b0..edddf353bc71 100644
> --- a/arch/arm64/include/asm/cpufeature.h
> +++ b/arch/arm64/include/asm/cpufeature.h
> @@ -603,21 +603,21 @@ static inline bool id_aa64mmfr0_mixed_endian_el0(u64 mmfr0)
>  
>  static inline bool id_aa64pfr0_32bit_el1(u64 pfr0)
>  {
> -	u32 val = cpuid_feature_extract_unsigned_field(pfr0, ID_AA64PFR0_EL1_SHIFT);
> +	u32 val = cpuid_feature_extract_unsigned_field(pfr0, ID_AA64PFR0_EL1_EL0_SHIFT);

s/EL1_EL0/EL1_EL1/ ?

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2022-08-17 15:46 UTC|newest]

Thread overview: 31+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-08-15 16:26 [PATCH v2 00/28] arm64/sysreg: More system register generation Mark Brown
2022-08-15 16:26 ` [PATCH v2 01/28] arm64/sysreg: Remove stray SMIDR_EL1 defines Mark Brown
2022-08-15 16:26 ` [PATCH v2 02/28] arm64/sysreg: Describe ID_AA64SMFR0_EL1.SMEVer as an enumeration Mark Brown
2022-08-15 16:26 ` [PATCH v2 03/28] arm64: cache: Remove unused CTR_CACHE_MINLINE_MASK Mark Brown
2022-08-15 16:26 ` [PATCH v2 04/28] arm64/sysreg: Add _EL1 into ID_AA64MMFR0_EL1 definition names Mark Brown
2022-08-15 16:26 ` [PATCH v2 05/28] arm64/sysreg: Add _EL1 into ID_AA64MMFR2_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 06/28] arm64/sysreg: Add _EL1 into ID_AA64PFR0_EL1 " Mark Brown
2022-08-17 15:44   ` Kristina Martsenko [this message]
2022-08-17 16:40     ` Mark Brown
2022-08-15 16:26 ` [PATCH v2 07/28] arm64/sysreg: Add _EL1 into ID_AA64PFR1_EL1 constant names Mark Brown
2022-08-15 16:26 ` [PATCH v2 08/28] arm64/sysreg: Standardise naming of ID_AA64MMFR0_EL1.BigEnd Mark Brown
2022-08-15 16:26 ` [PATCH v2 09/28] arm64/sysreg: Standardise naming of ID_AA64MMFR0_EL1.ASIDBits Mark Brown
2022-08-15 16:26 ` [PATCH v2 10/28] arm64/sysreg: Standardise naming for ID_AA64MMFR1_EL1 fields Mark Brown
2022-08-15 16:26 ` [PATCH v2 11/28] arm64/sysreg: Standardise naming for ID_AA64MMFR2_EL1.VARange Mark Brown
2022-08-15 16:26 ` [PATCH v2 12/28] arm64/sysreg: Standardise naming for ID_AA64MMFR2_EL1.CnP Mark Brown
2022-08-15 16:26 ` [PATCH v2 13/28] arm64/sysreg: Standardise naming for ID_AA64PFR0_EL1 constants Mark Brown
2022-08-15 16:26 ` [PATCH v2 14/28] arm64/sysreg: Standardise naming for ID_AA64PFR0_EL1.AdvSIMD constants Mark Brown
2022-08-15 16:26 ` [PATCH v2 15/28] arm64/sysreg: Standardise naming for SSBS feature enumeration Mark Brown
2022-08-15 16:26 ` [PATCH v2 16/28] arm64/sysreg: Standardise naming for MTE " Mark Brown
2022-08-15 16:26 ` [PATCH v2 17/28] arm64/sysreg: Standardise naming of ID_AA64PFR1_EL1 fractional version fields Mark Brown
2022-08-15 16:26 ` [PATCH v2 18/28] arm64/sysreg: Standardise naming of ID_AA64PFR1_EL1 BTI enumeration Mark Brown
2022-08-15 16:26 ` [PATCH v2 19/28] arm64/sysreg: Standardise naming of ID_AA64PFR1_EL1 SME enumeration Mark Brown
2022-08-15 16:26 ` [PATCH v2 20/28] arm64/sysreg: Convert HCRX_EL2 to automatic generation Mark Brown
2022-08-15 16:26 ` [PATCH v2 21/28] arm64/sysreg: Convert ID_AA64MMFR0_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 22/28] arm64/sysreg: Convert ID_AA64MMFR1_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 23/28] arm64/sysreg: Convert ID_AA64MMFR2_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 24/28] arm64/sysreg: Convert ID_AA64PFR0_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 25/28] arm64/sysreg: Convert ID_AA64PFR1_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 26/28] arm64/sysreg: Convert TIPDR_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 27/28] arm64/sysreg: Convert SCXTNUM_EL1 " Mark Brown
2022-08-15 16:26 ` [PATCH v2 28/28] arm64/sysreg: Add defintion for ALLINT Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ea38b9db-7c10-ffd7-6bc1-71351dd1c137@arm.com \
    --to=kristina.martsenko@arm.com \
    --cc=broonie@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=mark.rutland@arm.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.