From: Kenneth Graunke <kenneth@whitecape.org> To: Keith Packard <keithp@keithp.com> Cc: intel-gfx@lists.freedesktop.org Subject: Re: [PATCH 1/3] drm/i915: Fix MI_DISPLAY_FLIP plane select offset on Ivybridge. Date: Tue, 07 Jun 2011 17:55:05 -0700 Message-ID: <4DEEC869.7020707@whitecape.org> (raw) In-Reply-To: <yuntyc1xmht.fsf@aiko.keithp.com> On 06/07/2011 04:14 PM, Keith Packard wrote: > On Tue, 7 Jun 2011 15:54:39 -0700, Kenneth Graunke<kenneth@whitecape.org> wrote: >> According to BSpec volume 1c.4 section 3.2.9, Display (Plane) Select is >> now at bits 21:19 instead of 21:20. >> >> Signed-off-by: Kenneth Graunke<kenneth@whitecape.org> > > I will note that the docs have an obvious bug -- 21:8 are 'reserved' on > IVB while 21:19 are 'Display (Plane) Select'. In the latest version of the Render Engine Command Streamer chapter, 18:8 are 'reserved' on IVB. Perhaps you have an old copy? Apparently MI_DISPLAY_FLIP also exists in the Blitter Engine on IVB. I suspect we actually need to use that, but I haven't tried to yet. > I trust you've actually > tried this on hardware and noticed that it works better now? No, actually...page flips are still broken. I suspect this patch is necessary but insufficient. Feel free to hold off on merging it. >> + >> + case 7: >> + OUT_RING(MI_DISPLAY_FLIP | (intel_crtc->plane<< 19)); >> + OUT_RING(fb->pitch | obj->tiling_mode); >> + OUT_RING(obj->gtt_offset); >> + >> + pf = I915_READ(PF_CTL(pipe))& PF_ENABLE; >> + pipesrc = I915_READ(PIPESRC(pipe))& 0x0fff0fff; >> + OUT_RING(pf | pipesrc); > > What's this last DWORD supposed to be for? The IVB spec says length > should be '1' and there should be only 3 DWORDS in this command. Good question. My reading of the docs say that it should be 3 DWORDs on SNB as well; this code was directly lifted from "case 6" above (save the first line). --Kenneth
next prev parent reply index Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top 2011-06-07 22:54 Kenneth Graunke 2011-06-07 22:54 ` [PATCH 2/3] drm/i915: Remove HAS_BLT/HAS_BSD checks from ivybridge_irq_postinstall Kenneth Graunke 2011-06-07 23:16 ` Keith Packard 2011-06-08 9:29 ` Chris Wilson 2011-06-07 22:54 ` [PATCH 3/3] drm/i915: Enable GPU reset on Ivybridge Kenneth Graunke 2011-06-07 23:18 ` Keith Packard 2011-06-07 23:14 ` [PATCH 1/3] drm/i915: Fix MI_DISPLAY_FLIP plane select offset " Keith Packard 2011-06-08 0:55 ` Kenneth Graunke [this message] 2011-06-08 1:09 ` Keith Packard 2011-06-08 9:36 ` Chris Wilson 2011-06-08 9:54 ` Kenneth Graunke 2011-06-08 10:57 ` Chris Wilson
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=4DEEC869.7020707@whitecape.org \ --to=kenneth@whitecape.org \ --cc=intel-gfx@lists.freedesktop.org \ --cc=keithp@keithp.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
Intel-GFX Archive on lore.kernel.org Archives are clonable: git clone --mirror https://lore.kernel.org/intel-gfx/0 intel-gfx/git/0.git git clone --mirror https://lore.kernel.org/intel-gfx/1 intel-gfx/git/1.git # If you have public-inbox 1.1+ installed, you may # initialize and index your mirror using the following commands: public-inbox-init -V2 intel-gfx intel-gfx/ https://lore.kernel.org/intel-gfx \ intel-gfx@lists.freedesktop.org public-inbox-index intel-gfx Example config snippet for mirrors Newsgroup available over NNTP: nntp://nntp.lore.kernel.org/org.freedesktop.lists.intel-gfx AGPL code for this site: git clone https://public-inbox.org/public-inbox.git