From mboxrd@z Thu Jan 1 00:00:00 1970 From: Eric Anholt Subject: Re: [PATCH 1/2] drm/i915: flush DC writes cached in l3$ on gen7 Date: Thu, 26 Jul 2012 10:25:45 -0700 Message-ID: <87txwuph7q.fsf@eliezer.anholt.net> References: <1342803748-25695-1-git-send-email-chris@chris-wilson.co.uk> <1343220704-4210-1-git-send-email-daniel.vetter@ffwll.ch> Mime-Version: 1.0 Content-Type: multipart/mixed; boundary="===============0693587656==" Return-path: In-Reply-To: <1343220704-4210-1-git-send-email-daniel.vetter@ffwll.ch> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org To: Intel Graphics Development Cc: Daniel Vetter List-Id: intel-gfx@lists.freedesktop.org --===============0693587656== Content-Type: multipart/signed; boundary="=-=-="; micalg=pgp-sha1; protocol="application/pgp-signature" --=-=-= Daniel Vetter writes: > We don't yet use this, but now that we start to look into putting that > l3$ we better set the associated flush bit, too. > > Also add the only other missing PIPE_CONTROL bit #define. Reviewed-by: Eric Anholt --=-=-= Content-Type: application/pgp-signature -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.12 (GNU/Linux) iEYEARECAAYFAlARfZoACgkQHUdvYGzw6ve9FACZAYgz4wM2lZOCdh1z2pXhhmDg hMgAmwUe40L4ykUqsr3AD4rt2sfjkMf3 =+scS -----END PGP SIGNATURE----- --=-=-=-- --===============0693587656== Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Disposition: inline _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org http://lists.freedesktop.org/mailman/listinfo/intel-gfx --===============0693587656==--