messages from 2019-10-29 14:03:12 to 2019-10-30 01:25:17 UTC [more...]
[PATCH 0/5] tgl: MST support
2019-10-30 1:24 UTC (11+ messages)
` [Intel-gfx] "
` [PATCH 1/5] drm/i915: Add for_each_new_intel_connector_in_state()
` [Intel-gfx] "
` [PATCH 2/5] drm/i915: add wrappers to get intel connector state
` [Intel-gfx] "
` [PATCH 3/5] drm/i915/tgl: do not enable transcoder clock twice on MST
` [Intel-gfx] "
` [PATCH 4/5] drm/i915: avoid reading DP_TP_CTL twice
` [PATCH 5/5] drm/i915/tgl: Select master transcoder in DP MST
` [Intel-gfx] "
[PATCH 1/2] drm/i915/tgl: Add SFC instdone to error state
2019-10-30 1:15 UTC (8+ messages)
` [Intel-gfx] "
` [PATCH 2/2] drm/i915/tgl: Add gam instdone
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/tgl: Add SFC instdone to error state
` [Intel-gfx] "
[RESUBMIT PATCH v2 0/2] drm/i915: Conclude load -> probe naming convention switch
2019-10-30 1:01 UTC (5+ messages)
` ✓ Fi.CI.BAT: success for drm/i915: Conclude load -> probe naming convention switch (rev2)
` [Intel-gfx] "
` ✓ Fi.CI.IGT: "
` [Intel-gfx] "
[PATCH] drm/i915/tgl: add support to one DP-MST stream
2019-10-30 0:19 UTC (5+ messages)
` ✓ Fi.CI.IGT: success for "
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for drm/i915/tgl: add support to one DP-MST stream (rev3)
` [Intel-gfx] "
[PATCH] drm/i915: Avoid HPD poll detect triggering a new detect cycle
2019-10-30 0:06 UTC (3+ messages)
` ✓ Fi.CI.IGT: success for drm/i915: Avoid HPD poll detect triggering a new detect cycle (rev2)
` [Intel-gfx] "
[PATCH v6 00/10] Clear Color Support for TGL Render Decompression
2019-10-30 0:05 UTC (4+ messages)
` [PATCH v6 09/10] drm/framebuffer/tgl: Format modifier for Intel Gen 12 render compression with Clear Color
` [Intel-gfx] "
[PATCH v9 0/2] Refactor Gen11+ SAGV support
2019-10-29 23:51 UTC (10+ messages)
` [Intel-gfx] "
` [PATCH v9 1/2] drm/i915: Refactor intel_can_enable_sagv
` [Intel-gfx] "
` [PATCH v9 2/2] drm/i915: Restrict qgv points which don't have enough bandwidth
` [Intel-gfx] "
` ✗ Fi.CI.BUILD: failure for Refactor Gen11+ SAGV support (rev6)
` [Intel-gfx] "
[PATCH] drm/i915/gt: Defer engine registration until fully initialised
2019-10-29 23:24 UTC (2+ messages)
` [Intel-gfx] "
[PATCH] drm/i915/display: only include intel_dp_link_training.h where needed
2019-10-29 22:11 UTC (9+ messages)
` ✗ Fi.CI.BAT: failure for "
` [Intel-gfx] "
` [Intel-gfx] [PATCH] "
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915/display: only include intel_dp_link_training.h where needed (rev2)
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success "
` [Intel-gfx] "
[PULL] topic/mst-suspend-resume-reprobe-2019-10-29-2
2019-10-29 22:05 UTC (2+ messages)
` [Intel-gfx] "
[PATCH 1/7] drm/i915: define i915_ggtt_has_aperture
2019-10-29 21:59 UTC (17+ messages)
` [PATCH 3/7] drm/i915: set num_fence_regs to 0 if there is no aperture
` [Intel-gfx] "
` [PATCH 6/7] drm/i915: don't allocate the ring in stolen if we lack aperture
` [Intel-gfx] "
` ✓ Fi.CI.IGT: success for series starting with [1/7] drm/i915: define i915_ggtt_has_aperture
` [Intel-gfx] "
[PATCH 1/4] drm/i915/bios: use a flag for vbt hdmi level shift presence
2019-10-29 21:45 UTC (12+ messages)
` [Intel-gfx] "
` [PATCH 2/4] drm/i915/bios: add DSI ports to parse_ddi_port()
` [Intel-gfx] "
` [PATCH 3/4] drm/i915/bios: parse DDI ports also on VLV
` [Intel-gfx] "
` [PATCH 4/4] drm/i915/dsi: initialize DSI on each port
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915/bios: use a flag for vbt hdmi level shift presence
` [Intel-gfx] "
[RFC 1/2] drm/i915: add display uncore helpers
2019-10-29 21:20 UTC (7+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [RFC,1/2] "
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success "
` [Intel-gfx] "
` [Intel-gfx] [RFC 1/2] "
[RFC 0/3] Display uncore
2019-10-29 21:18 UTC (4+ messages)
` [Intel-gfx] "
[PATCH] drm/i915/guc: Skip suspend/resume GuC action on platforms w/o GuC submission
2019-10-29 21:15 UTC (4+ messages)
` [Intel-gfx] "
pcm_lock deadlock
2019-10-29 20:52 UTC (4+ messages)
` [Intel-gfx] "
[CI] drm/i915/gem: Make context persistence optional
2019-10-29 20:23 UTC (2+ messages)
` [Intel-gfx] "
[PATCH 1/5] drm/i915: Use drm_rect to simplify plane {crtc, src}_{x, y, w, h} printing
2019-10-29 20:21 UTC (14+ messages)
` [Intel-gfx] "
` [PATCH 2/5] drm/i915: Switch to intel_ types in debugfs display_info
` [Intel-gfx] "
` [PATCH 3/5] drm/i915: Reorganize plane/fb dump in debugfs
` [Intel-gfx] "
` [PATCH 4/5] drm/i915: Refactor debugfs display info code
` [Intel-gfx] "
` [PATCH 5/5] drm/i915: Dump the mode for the crtc just the once
` [Intel-gfx] "
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/5] drm/i915: Use drm_rect to simplify plane {crtc, src}_{x, y, w, h} printing
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success "
` [Intel-gfx] "
[PATCH 1/9] drm/i915: Expose 10:10:10 XRGB formats on SNB-BDW sprites
2019-10-29 20:15 UTC (11+ messages)
` [PATCH 5/9] drm/i915: Add 10bpc formats with alpha for icl+
` [Intel-gfx] "
` [PATCH 7/9] drm/i915: Reject ckey+fp16 on skl+
` [Intel-gfx] "
` [Intel-gfx] [PATCH 1/9] drm/i915: Expose 10:10:10 XRGB formats on SNB-BDW sprites
[PATCH 0/5] DP AUX updates
2019-10-29 19:56 UTC (11+ messages)
` [PATCH 3/5] drm/i915: Add missing AUX channel H & I support
` [Intel-gfx] "
` ✓ Fi.CI.IGT: success for DP AUX updates (rev3)
` [Intel-gfx] "
[PATCH 1/5] drm/i915: Add two spaces before the SKL_DFSM registers
2019-10-29 19:36 UTC (6+ messages)
` ✓ Fi.CI.IGT: success for series starting with [1/5] "
` [Intel-gfx] "
` [Intel-gfx] [PATCH 1/5] "
[PATCH 4/5] drm/i915: Provide more information on DP AUX failures
2019-10-29 19:33 UTC (5+ messages)
` [PATCH v2 "
` [Intel-gfx] "
[PATCH] drm/i915: Stop frobbing crtc->base.mode
2019-10-29 19:25 UTC (4+ messages)
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for "
` [Intel-gfx] "
[PATCH] drm/i915/gt: Make timeslice duration configurable
2019-10-29 19:24 UTC (7+ messages)
` [Intel-gfx] "
` ✓ Fi.CI.IGT: success for "
` [Intel-gfx] "
[CI 01/12] drm/i915: Introduce intel_atomic_get_plane_state_after_check(), v2
2019-10-29 18:35 UTC (17+ messages)
` [CI 07/12] drm/i915: Complete crtc hw/uapi split, v4
` [Intel-gfx] "
` [CI 10/12] drm/i915: Perform automated conversions for plane uapi/hw split, base -> hw
` [Intel-gfx] "
` [CI 11/12] drm/i915: Perform automated conversions for plane uapi/hw split, base -> uapi
` [Intel-gfx] "
` [CI 12/12] drm/i915: Complete plane hw and uapi split, v2
` [Intel-gfx] "
` [Intel-gfx] [CI 01/12] drm/i915: Introduce intel_atomic_get_plane_state_after_check(), v2
RFC: Unpinned DMA-buf handling
2019-10-29 18:09 UTC (16+ messages)
` [Intel-gfx] "
` [PATCH 1/5] dma-buf: add dynamic DMA-buf handling v14
` [Intel-gfx] "
` [PATCH 2/5] drm/ttm: remove the backing store if no placement is given
` [Intel-gfx] "
` [PATCH 3/5] drm/amdgpu: use allowed_domains for exported DMA-bufs
` [Intel-gfx] "
` [PATCH 4/5] drm/amdgpu: add amdgpu_dma_buf_pin/unpin
` [Intel-gfx] "
` [PATCH 5/5] drm/amdgpu: implement amdgpu_gem_prime_move_notify
` [Intel-gfx] "
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/5] dma-buf: add dynamic DMA-buf handling v14
` [Intel-gfx] "
` ✗ Fi.CI.BAT: failure "
` [Intel-gfx] "
[PATCH] drm/i915/perf: ensure selftests select valid format
2019-10-29 18:07 UTC (6+ messages)
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for "
` [Intel-gfx] "
CI testing of persistence and sysfs
2019-10-29 18:02 UTC (8+ messages)
` [PATCH 01/11] drm/i915/gem: Make context persistence optional
` [Intel-gfx] "
[RESEND PATCH] drm/dp: Increase link status size
2019-10-29 16:52 UTC (4+ messages)
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for "
` [Intel-gfx] "
[PATCH] drm/i915/lmem: add the fake lmem region
2019-10-29 16:51 UTC (2+ messages)
` [Intel-gfx] "
[PATCH v2] drm/i915/vbt: Handle generic DTD block
2019-10-29 16:43 UTC (5+ messages)
` [PATCH v3 1/2] drm/i915/vbt: Parse panel options separately from timing data
` [Intel-gfx] "
` [PATCH v3 2/2] drm/i915/vbt: Handle generic DTD block
` [Intel-gfx] "
[PATCH] drm/i915: Nuke 'mode' argument to intel_get_load_detect_pipe()
2019-10-29 16:11 UTC (3+ messages)
` ✓ Fi.CI.BAT: success for "
` [Intel-gfx] "
[PATCH v9 0/2] Refactor Gen11+ SAGV support
2019-10-29 16:08 UTC (6+ messages)
` [Intel-gfx] "
` [PATCH v9 1/2] drm/i915: Refactor intel_can_enable_sagv
` [Intel-gfx] "
` [PATCH v9 2/2] drm/i915: Restrict qgv points which don't have enough bandwidth
` [Intel-gfx] "
[CI] drm/i915/blt: fixup block_size rounding
2019-10-29 16:10 UTC (3+ messages)
` ✗ Fi.CI.IGT: failure for drm/i915/blt: fixup block_size rounding (rev3)
` [Intel-gfx] "
[PATCH] drm/dp: Increase link status size
2019-10-29 15:18 UTC (5+ messages)
` [Intel-gfx] "
[PATCH 1/4] drm/edid: Make drm_get_cea_aspect_ratio() static
2019-10-29 10:21 UTC (8+ messages)
` [PATCH 4/4] drm/edid: Prep for HDMI VIC aspect ratio (WIP)
` [Intel-gfx] "
[PATCH] drm/i915/execlists: Use vfunc to check engine submission mode
2019-10-29 14:12 UTC (3+ messages)
` ✓ Fi.CI.IGT: success for drm/i915/execlists: Use vfunc to check engine submission mode (rev2)
` [Intel-gfx] "
[PATCH v2 1/5] drm/dsi: clean up DSI data type definitions
2019-10-29 14:04 UTC (3+ messages)
` ✓ Fi.CI.IGT: success for series starting with [v2,1/5] "
` [Intel-gfx] "
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).