messages from 2020-09-14 20:25:03 to 2020-09-16 08:27:36 UTC [more...]
[Intel-gfx] [PATCH 1/3] drm: Restore driver.preclose() for all to use
2020-09-16 8:27 UTC (5+ messages)
` [Intel-gfx] [PATCH 3/3] drm/i915/gem: Serialise debugfs i915_gem_objects with ctx->mutex
[Intel-gfx] [PATCH 1/4] drm/i915/gt: Widen CSB pointer to u64 for the parsers
2020-09-16 8:26 UTC (13+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/gt: Wait for CSB entries on Tigerlake
` [Intel-gfx] [PATCH 3/4] drm/i915/gt: Apply the CSB w/a for all
` [Intel-gfx] [PATCH 4/4] drm/i915/gt: Use a mmio read of the CSB in case of failure
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915/gt: Widen CSB pointer to u64 for the parsers
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH i-g-t v6 00/24] tests/core_hotunplug: Fixes and enhancements
2020-09-16 7:59 UTC (7+ messages)
[Intel-gfx] [PATCH 1/4] drm/i915: Pack struct intel_cdclk_vals
2020-09-16 7:46 UTC (3+ messages)
` [Intel-gfx] [PATCH 4/4] drm/i915: Nuke force_min_cdclk_changed
[Intel-gfx] [V11 0/4] Add support for mipi dsi cmd mode
2020-09-16 7:45 UTC (8+ messages)
` [Intel-gfx] [V11 1/4] drm/i915/dsi: Add details about TE in get_config
` [Intel-gfx] [V11 2/4] i915/dsi: Configure TE interrupt for cmd mode
` [Intel-gfx] [V11 3/4] drm/i915/dsi: Add TE handler for dsi "
` [Intel-gfx] [V11 4/4] drm/i915/dsi: Initiate fame request in "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add support for mipi dsi cmd mode (rev11)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915: Remove the old global state stuff
2020-09-16 7:44 UTC (2+ messages)
[Intel-gfx] [RFC 0/5] drm/i915: Add support for Intel's eDP backlight controls
2020-09-16 7:43 UTC (17+ messages)
` [Intel-gfx] [RFC 1/5] drm/i915/dp: Program source OUI on eDP panels
` [Intel-gfx] [RFC 2/5] drm/i915: Rename pwm_* backlight callbacks to ext_pwm_*
` [Intel-gfx] [RFC 3/5] drm/i915: Keep track of pwm-related backlight hooks separately
` [Intel-gfx] [RFC 4/5] drm/i915: Enable Intel's HDR backlight interface (only SDR for now)
` [Intel-gfx] [RFC 5/5] drm/dp: Revert "drm/dp: Introduce EDID-based quirks"
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Add support for Intel's eDP backlight controls
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [patch 00/13] preempt: Make preempt count unconditional
2020-09-16 7:37 UTC (33+ messages)
` [Intel-gfx] [patch 01/13] lib/debug: Remove pointless ARCH_NO_PREEMPT dependencies
` [Intel-gfx] [patch 02/13] preempt: Make preempt count unconditional
` [Intel-gfx] [patch 03/13] preempt: Clenaup PREEMPT_COUNT leftovers
` [Intel-gfx] [patch 04/13] lockdep: "
` [Intel-gfx] [patch 05/13] mm/pagemap: "
` [Intel-gfx] [patch 06/13] locking/bitspinlock: "
` [Intel-gfx] [patch 07/13] uaccess: "
` [Intel-gfx] [patch 08/13] sched: "
` [Intel-gfx] [patch 09/13] ARM: "
` [Intel-gfx] [patch 10/13] xtensa: "
` [Intel-gfx] [patch 11/13] drm/i915: "
` [Intel-gfx] [patch 12/13] rcutorture: "
` [Intel-gfx] [patch 13/13] preempt: Remove PREEMPT_COUNT from Kconfig
` [Intel-gfx] [PATCH] crypto: lib/chacha20poly1305 - Set SG_MITER_ATOMIC unconditionally
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for preempt: Make preempt count unconditional
[Intel-gfx] [PATCH v2] drm/i915/display: Add max plane width for NV12 AUX plane for Gen10+ platforms
2020-09-16 7:35 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: Add max plane width for NV12 AUX plane for Gen10+ platforms (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [V10 0/4] Add support for mipi dsi cmd mode
2020-09-16 5:28 UTC (6+ messages)
` [Intel-gfx] [V10 1/4] drm/i915/dsi: Add details about TE in get_config
` [Intel-gfx] [V10 2/4] i915/dsi: Configure TE interrupt for cmd mode
` [Intel-gfx] [V10 3/4] drm/i915/dsi: Add TE handler for dsi "
` [Intel-gfx] [V10 4/4] drm/i915/dsi: Initiate fame request in "
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for Add support for mipi dsi cmd mode (rev10)
[Intel-gfx] [PATCH 1/2] drm/i915/display: Ignore IGNORE_PSR2_HW_TRACKING for platforms without sel fetch
2020-09-16 3:25 UTC (3+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/display: Check PSR parameter and flag only in state compute phase
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915/display: Ignore IGNORE_PSR2_HW_TRACKING for platforms without sel fetch
[Intel-gfx] [PATCH 1/4] drm/i915/display: Ignore IGNORE_PSR2_HW_TRACKING for platforms without sel fetch
2020-09-16 2:44 UTC (13+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/display: Fix state of PSR2 sub features
` [Intel-gfx] [PATCH 3/4] drm/i915/display: Program PSR2 selective fetch registers
[Intel-gfx] [CI] PR for new v49.0.1 GuC binaries
2020-09-16 1:02 UTC
[Intel-gfx] [PATCH v6 01/11] HAX to make DSC work on the icelake test system
2020-09-15 23:03 UTC (17+ messages)
` [Intel-gfx] [PATCH v6 04/11] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid(), v3
` [Intel-gfx] [PATCH v6 08/11] drm/i915: Link planes in a bigjoiner configuration, v3
[Intel-gfx] [CI 1/4] drm/i915/gt: Widen CSB pointer to u64 for the parsers
2020-09-15 19:53 UTC (8+ messages)
` [Intel-gfx] [CI 2/4] drm/i915/gt: Wait for CSB entries on Tigerlake
` [Intel-gfx] [CI 3/4] drm/i915/gt: Apply the CSB w/a for all
` [Intel-gfx] [CI 4/4] drm/i915/gt: Use a mmio read of the CSB in case of failure
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/4] drm/i915/gt: Widen CSB pointer to u64 for the parsers
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2 00/21] Convert all remaining drivers to GEM object functions
2020-09-15 16:39 UTC (31+ messages)
` [Intel-gfx] [PATCH v2 01/21] drm/amdgpu: Introduce "
` [Intel-gfx] [PATCH v2 02/21] drm/armada: "
` [Intel-gfx] [PATCH v2 03/21] drm/etnaviv: "
` [Intel-gfx] [PATCH v2 04/21] drm/exynos: "
` [Intel-gfx] [PATCH v2 05/21] drm/gma500: "
` [Intel-gfx] [PATCH v2 06/21] drm/i915: "
` [Intel-gfx] [PATCH v2 07/21] drm/mediatek: "
` [Intel-gfx] [PATCH v2 08/21] drm/msm: Introduce GEM object funcs
` [Intel-gfx] [PATCH v2 09/21] drm/nouveau: Introduce GEM object functions
` [Intel-gfx] [PATCH v2 10/21] drm/omapdrm: "
` [Intel-gfx] [PATCH v2 11/21] drm/pl111: "
` [Intel-gfx] [PATCH v2 12/21] drm/radeon: "
` [Intel-gfx] [PATCH v2 13/21] drm/rockchip: Convert to drm_gem_object_funcs
` [Intel-gfx] [PATCH v2 14/21] drm/tegra: Introduce GEM object functions
` [Intel-gfx] [PATCH v2 15/21] drm/vc4: "
` [Intel-gfx] [PATCH v2 16/21] drm/vgem: "
` [Intel-gfx] [PATCH v2 17/21] drm/virtgpu: Set PRIME export function in struct drm_gem_object_funcs
` [Intel-gfx] [PATCH v2 18/21] drm/vkms: Introduce GEM object functions
` [Intel-gfx] [PATCH v2 19/21] drm/xen: "
` [Intel-gfx] [PATCH v2 20/21] drm/xlnx: Initialize DRM driver instance with CMA helper macro
` [Intel-gfx] [PATCH v2 21/21] drm: Remove obsolete GEM and PRIME callbacks from struct drm_driver
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Convert all remaining drivers to GEM object functions (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [trivial PATCH] treewide: Convert switch/case fallthrough; to break;
2020-09-15 9:19 UTC (3+ messages)
[Intel-gfx] Haswell Regression in 5.9-rcX and lower 5.7.x, 5.8.x #2024 - Revert 47f8253d2b89 ("drm/i915/gen7: Clear all EU/L3 residual contexts") ?
2020-09-15 10:10 UTC
[Intel-gfx] [PATCH v2 0/8] Return head pages from find_*_entry
2020-09-15 13:08 UTC (4+ messages)
[Intel-gfx] [PATCH] drm/i915/gt: Check for a registered driver with IPS
2020-09-15 15:03 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v8 0/8] Asynchronous flip implementation for i915
2020-09-15 14:41 UTC (14+ messages)
` [Intel-gfx] [PATCH v8 1/8] drm/i915: Add enable/disable flip done and flip done handler
` [Intel-gfx] [PATCH v8 2/8] drm/i915: Add support for async flips in I915
` [Intel-gfx] [PATCH v8 3/8] drm/i915: Add checks specific to async flips
` [Intel-gfx] [PATCH v8 4/8] drm/i915: Do not call drm_crtc_arm_vblank_event in "
` [Intel-gfx] [PATCH v8 5/8] drm/i915: Add dedicated plane hook for async flip case
` [Intel-gfx] [PATCH v8 6/8] drm/i915: WA for platforms with double buffered adress update enable bit
[Intel-gfx] [PATCH] drm/i915/fbc: disable FBC on Nightfury board
2020-09-15 13:35 UTC (4+ messages)
[Intel-gfx] [V9 0/4] Add support for mipi dsi cmd mode
2020-09-15 12:28 UTC (8+ messages)
` [Intel-gfx] [V9 1/4] drm/i915/dsi: Add details about TE in get_config
` [Intel-gfx] [V9 3/4] drm/i915/dsi: Add TE handler for dsi cmd mode
` [Intel-gfx] [V9 4/4] drm/i915/dsi: Initiate fame request in "
[Intel-gfx] [PATCH] drm/i915: Redo "Remove i915_request.lock requirement for execution callbacks"
2020-09-15 12:23 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [CI 1/3] drm/i915/gem: Avoid implicit vmap for highmem on x86-32
2020-09-15 11:34 UTC (6+ messages)
` [Intel-gfx] [CI 2/3] drm/i915/gem: Prevent using pgprot_writecombine() if PAT is not supported
` [Intel-gfx] [CI 3/3] drm/i915/gt: Clear the buffer pool age before use
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/3] drm/i915/gem: Avoid implicit vmap for highmem on x86-32
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] query on gem vma unbinding
2020-09-15 10:58 UTC (2+ messages)
[Intel-gfx] [PATCH v2] drm/i915: Fix the race between the GEM close and debugfs
2020-09-15 9:04 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Fix the race between the GEM close and debugfs (rev2)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 00/20] Convert all remaining drivers to GEM object functions
2020-09-15 8:56 UTC (4+ messages)
` [Intel-gfx] [PATCH 18/20] drm/xen: Introduce "
[Intel-gfx] [PATCH 2/2] drm/i915: Fix DMA mapped scatterlist lookup
2020-09-15 8:49 UTC (3+ messages)
` [Intel-gfx] [PATCH v2] "
[Intel-gfx] [PATCH v3 0/6] Convert the intel iommu driver to the dma-iommu api
2020-09-15 8:31 UTC (4+ messages)
[Intel-gfx] [v6 00/11] Enable HDR on MCA LSPCON based Gen9 devices
2020-09-15 7:10 UTC (15+ messages)
` [Intel-gfx] [v6 01/11] drm/i915/display: Add HDR Capability detection for LSPCON
` [Intel-gfx] [v6 02/11] drm/i915/display: Enable HDR on gen9 devices with MCA Lspcon
` [Intel-gfx] [v6 03/11] drm/i915/display: Attach HDR property for capable Gen9 devices
` [Intel-gfx] [v6 04/11] drm/i915/display: Enable BT2020 for HDR on LSPCON devices
` [Intel-gfx] [v6 05/11] drm/i915/display: Enable HDR for Parade based lspcon
` [Intel-gfx] [v6 06/11] drm/i915/display: Implement infoframes readback for LSPCON
` [Intel-gfx] [v6 07/11] drm/i915/display: Implement DRM infoframe read "
` [Intel-gfx] [v6 08/11] drm/i915/lspcon: Create separate infoframe_enabled helper
` [Intel-gfx] [v6 09/11] drm/i915/lspcon: Do not send infoframes to non-HDMI sinks
` [Intel-gfx] [v6 10/11] drm/i915/lspcon: Do not send DRM "
` [Intel-gfx] [v6 11/11] drm/i915/display: [NOT FOR MERGE] Reduce blanking to support 4k60@10bpp for LSPCON
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Enable HDR on MCA LSPCON based Gen9 devices (rev6)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/pll: Centralize PLL_ENABLE register lookup
2020-09-15 0:54 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915/pll: Centralize PLL_ENABLE register lookup (rev5)
[Intel-gfx] [PATCH 1/2] drm/i915: Reduce INTEL_DISPLAY_ENABLED to just removing the outputs
2020-09-15 0:47 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915: Reduce INTEL_DISPLAY_ENABLED to just removing the outputs (rev4)
[Intel-gfx] [PATCH 0/9] Per client engine busyness
2020-09-15 0:39 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
[Intel-gfx] [PATCH] drm/i915/tgl, rkl: Make Wa_1606700617/22010271021 permanent
2020-09-14 23:56 UTC (5+ messages)
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).