messages from 2021-01-11 17:13:04 to 2021-01-13 18:34:18 UTC [more...]
[Intel-gfx] [PATCH] drm/i915/selftests: Bump the scheduling threshold for fast heartbeats
2021-01-13 18:34 UTC (8+ messages)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915/selftests: Bump the scheduling threshold for fast heartbeats (rev2)
` [Intel-gfx] [PATCH v2] drm/i915/selftests: Bump the scheduling error threshold for fast heartbeats
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Bump the scheduling threshold for fast heartbeats (rev3)
[Intel-gfx] [PATCH] drm/i915/dg1: Apply WA 1409120013 and 14011059788
2021-01-13 18:33 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH] drm/i915/display: remove useless use of inline
2021-01-13 18:30 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH] drm/i915/selftests: fix the uint*_t types that have crept in
2021-01-13 17:56 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH] drm/i915/display: fix the uint*_t types that have crept in
2021-01-13 17:22 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH v2 00/17] drm/i915/dp: split out pps and aux
2021-01-13 16:47 UTC (18+ messages)
` [Intel-gfx] [PATCH v2 01/17] drm/i915/pps: abstract panel power sequencer from intel_dp.c
` [Intel-gfx] [PATCH v2 04/17] drm/i915/pps: rename intel_edp_panel_* to intel_pps_*
` [Intel-gfx] [PATCH v2 05/17] drm/i915/pps: rename edp_panel_* to intel_pps_*_unlocked
` [Intel-gfx] [PATCH v2 06/17] drm/i915/pps: abstract intel_pps_vdd_off_sync
` [Intel-gfx] [PATCH v2 13/17] drm/i915/pps: rename intel_dp_init_panel_power_sequencer* functions
` [Intel-gfx] [PATCH v2 14/17] drm/i915/pps: refactor init abstractions
` [Intel-gfx] [PATCH v2 15/17] drm/i915/pps: move pps code over from intel_display.c and refactor
` [Intel-gfx] [PATCH v2 16/17] drm/i915/dp: abstract struct intel_dp pps members to a sub-struct
[Intel-gfx] [CI 1/2] drm/i915/selftests: Force a failed engine reset
2021-01-13 16:31 UTC (2+ messages)
` [Intel-gfx] [CI 2/2] drm/i915/selftests: Bump the scheduling error threshold for fast heartbeats
[Intel-gfx] [PATCH] drm-buf: Add debug option
2021-01-13 16:09 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH 1/2] mm/dmapool: Use might_alloc()
2021-01-13 15:35 UTC (4+ messages)
` [Intel-gfx] [PATCH 2/2] bdi: "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] mm/dmapool: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH] drm/i915/gt: Prune inlines
2021-01-13 15:29 UTC (2+ messages)
[Intel-gfx] [PATCH] drm/i915/gt: Prune 'inline' from execlists
2021-01-13 15:11 UTC
[Intel-gfx] [PATCH] drm/i915/dp: DPTX writes Swing/Pre-emphs(DPCD 0x103-0x106) requested during PHY Layer testing
2021-01-13 15:04 UTC (2+ messages)
[Intel-gfx] [PATCH] drm/i915/hdcp: Disable the QSES check for HDCP 1.4 over MST
2021-01-13 14:31 UTC (5+ messages)
[Intel-gfx] [PATCH 01/10] drm/i915: Mark up protected uses of 'i915_request_completed'
2021-01-13 13:49 UTC (13+ messages)
` [Intel-gfx] [PATCH 02/10] drm/i915: Drop i915_request.lock serialisation around await_start
` [Intel-gfx] [PATCH 03/10] drm/i915/gem: Reduce ctx->engine_mutex for reading the clone source
` [Intel-gfx] [PATCH 04/10] drm/i915/gem: Reduce ctx->engines_mutex for get_engines()
` [Intel-gfx] [PATCH 05/10] drm/i915: Reduce test_and_set_bit to set_bit in i915_request_submit()
` [Intel-gfx] [PATCH 06/10] drm/i915/gt: Drop atomic for engine->fw_active tracking
` [Intel-gfx] [PATCH 07/10] drm/i915/gt: Extract busy-stats for ring-scheduler
` [Intel-gfx] [PATCH 08/10] drm/i915/gt: Convert stats.active to plain unsigned int
` [Intel-gfx] [PATCH 09/10] drm/i915/gt: Reduce engine runtime stats from seqlock to a latch
` [Intel-gfx] [PATCH 10/10] drm/i915/gt: Reduce GT "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/10] drm/i915: Mark up protected uses of 'i915_request_completed'
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH] drm/i915/display: Bitwise or the conversion colour specifier together
2021-01-13 11:52 UTC (5+ messages)
[Intel-gfx] [PATCH] drm/i915/selftests: Rearrange ktime_get to reduce latency against CS
2021-01-13 10:52 UTC (4+ messages)
[Intel-gfx] [PATCH] drm/i915/lmem: make intel_region_lmem_ops static
2021-01-13 10:16 UTC (6+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Try to guess PCH type even without ISA bridge
2021-01-13 5:52 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Try to guess PCH type even without ISA bridge (rev3)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v2] drm/i915: Try to guess PCH type even without ISA bridge
2021-01-13 4:53 UTC (2+ messages)
` [Intel-gfx] [PATCH v3] "
[Intel-gfx] [PATCH v9 00/19] HDCP 2.2 and HDCP 1.4 Gen12 DP MST support
2021-01-13 3:40 UTC (5+ messages)
` [Intel-gfx] [PATCH v9 14/19] drm/i915/hdcp: MST streams support in hdcp port_data
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for HDCP 2.2 and HDCP 1.4 Gen12 DP MST support (rev9)
[Intel-gfx] [PATCH v2 0/4]
2021-01-13 2:17 UTC (6+ messages)
` [Intel-gfx] [PATCH v2 1/4] drm/i915/guc: Delete GuC code unused in future patches
` [Intel-gfx] [PATCH v2 2/4] drm/i915/guc: do not dump execlists state with GuC submission
` [Intel-gfx] [PATCH v2 3/4] drm/i915/guc: init engine directly in GuC submission mode
` [Intel-gfx] [PATCH v2 4/4] drm/i915/guc: stop calling execlists_set_default_submission
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [v2,1/4] drm/i915/guc: Delete GuC code unused in future patches
[Intel-gfx] [PATCH] drm/i915/region: make intel_region_map static
2021-01-13 1:54 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/5] Split GuC submission from execlists submission
2021-01-13 1:03 UTC (8+ messages)
` [Intel-gfx] [PATCH 2/5] drm/i915/guc: do not dump execlists state with GuC submission
[Intel-gfx] [PATCH 00/22] Introduce Alderlake-S
2021-01-12 23:47 UTC (13+ messages)
` [Intel-gfx] [PATCH 07/22] drm/i915/adl_s: Add PHYs for Alderlake S
` [Intel-gfx] [PATCH 08/22] drm/i915/adl_s: Configure DPLL for ADL-S
` [Intel-gfx] [PATCH 09/22] drm/i915/adl_s: Configure Port clock registers "
` [Intel-gfx] [PATCH 10/22] drm/i915/adl_s: Initialize display "
` [Intel-gfx] [PATCH 11/22] drm/i915/adl_s: Add adl-s ddc pin mapping
` [Intel-gfx] [PATCH 12/22] drm/i915/adl_s: Add vbt port and aux channel settings for adls
[Intel-gfx] [PATCH v2] drm/i915/debugfs : PM_REQ and PM_RES registers
2021-01-12 21:40 UTC (5+ messages)
` [Intel-gfx] [PATCH v3] "
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/debugfs : PM_REQ and PM_RES registers (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/2] drm/i915/dp: Move intel_dp_set_signal_levels() to intel_dp_link_training.c
2021-01-12 21:21 UTC (6+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/dp: Fix LTTPR vswing/pre-emp setting in non-transparent mode
[Intel-gfx] [PATCH] drm/i915: move region_lmem under gt
2021-01-12 21:08 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH] drm/i915/selftests: Force a failed engine reset
2021-01-12 20:43 UTC (6+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [RFC-v19 00/13] Introduce Intel PXP component - Mesa single session
2021-01-12 20:07 UTC (23+ messages)
` [Intel-gfx] [RFC-v19 01/13] drm/i915/pxp: Introduce Intel PXP component
` [Intel-gfx] [RFC-v19 02/13] drm/i915/pxp: set KCR reg init during the boot time
` [Intel-gfx] [RFC-v19 03/13] drm/i915/pxp: Implement funcs to create the TEE channel
` [Intel-gfx] [RFC-v19 04/13] drm/i915/pxp: Create the arbitrary session after boot
` [Intel-gfx] [RFC-v19 05/13] drm/i915/pxp: Func to send hardware session termination
` [Intel-gfx] [RFC-v19 08/13] drm/i915/pxp: Enable PXP power management
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for Introduce Intel PXP component - Mesa single session (rev20)
[Intel-gfx] [PULL] drm-intel-next
2021-01-12 17:51 UTC
[Intel-gfx] [PATCH 0/2] Use TGL stepping info and add ADLS platform changes
2021-01-12 17:39 UTC (20+ messages)
` [Intel-gfx] [PATCH 1/2] drm/i915/tgl: Use TGL stepping info for applying WAs
` [Intel-gfx] [PATCH 2/2] drm/i915/adl_s: Add ADL-S platform info and PCI ids
[Intel-gfx] [RFC PATCH 000/162] DG1 + LMEM enabling
2021-01-12 14:33 UTC (5+ messages)
` [Intel-gfx] [RFC PATCH 098/162] drm/i915/gtt: map the PD up front
[Intel-gfx] [PULL] drm-misc-fixes
2021-01-12 13:21 UTC
[Intel-gfx] [CI 1/2] drm/i915/gt: Check for arbitration after writing start seqno
2021-01-12 12:13 UTC (3+ messages)
` [Intel-gfx] [CI 2/2] drm/i915/gt: Perform an arbitration check before busywaiting
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,1/2] drm/i915/gt: Check for arbitration after writing start seqno
[Intel-gfx] [PATCH] drm/i915/selftests: Allow huge_gem_object to kick the shrinker
2021-01-12 9:37 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/gem: Remove stolen node before releasing the region
2021-01-12 9:33 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/4] drm/i915/gt: Disable arbitration around Braswell's pdp updates
2021-01-12 9:21 UTC (11+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/gt: Check for arbitration after writing start seqno
` [Intel-gfx] [PATCH 3/4] drm/i915/gt: Perform an arbitration check before busywaiting
[Intel-gfx] [PATCH v2] drm: Check actual format for legacy pageflip
2021-01-12 9:18 UTC (5+ messages)
[Intel-gfx] [PATCH v5 0/4] drm/i915: Add support for Intel's eDP backlight controls
2021-01-12 8:11 UTC (11+ messages)
` [Intel-gfx] [PATCH v5 1/4] drm/i915: Keep track of pwm-related backlight hooks separately
` [Intel-gfx] [PATCH v5 2/4] drm/i915/dp: Enable Intel's HDR backlight interface (only SDR for now)
` [Intel-gfx] [PATCH v5 3/4] drm/i915/dp: Allow forcing specific interfaces through enable_dpcd_backlight
` [Intel-gfx] [PATCH v5 4/4] drm/dp: Revert "drm/dp: Introduce EDID-based quirks"
[Intel-gfx] [PATCH] drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when outputting YCbCr 4:4:4
2021-01-12 4:23 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when outputting YCbCr 4:4:4 (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH V4] drm/i915/gen9_bc : Add TGP PCH support
2021-01-12 3:35 UTC (4+ messages)
[Intel-gfx] [CI 1/3] drm/i915/gt: Limit VFE threads based on GT
2021-01-12 2:54 UTC (6+ messages)
` [Intel-gfx] [CI 2/3] drm/i915/gt: Restore clear-residual mitigations for Ivybridge, Baytrail
` [Intel-gfx] [CI 3/3] drm/i915: Allow the sysadmin to override security mitigations
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/3] drm/i915/gt: Limit VFE threads based on GT
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/2] Use TGL stepping info and add ADLS platform changes
2021-01-11 22:19 UTC (6+ messages)
` [Intel-gfx] [PATCH 1/2] drm/i915/tgl: Use TGL stepping info for applying WAs
` [Intel-gfx] [PATCH 2/2] drm/i915/adl_s: Add ADL-S platform info and PCI ids
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Use TGL stepping info and add ADLS platform changes (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 01/11] drm/i915/gt: Limit VFE threads based on GT
2021-01-11 21:10 UTC (11+ messages)
` [Intel-gfx] [PATCH 02/11] drm/i915/gt: Restore clear-residual mitigations for Ivybridge, Baytrail
` [Intel-gfx] [PATCH 03/11] drm/i915: Allow the sysadmin to override security mitigations
[Intel-gfx] [PATCH 1/3] drm/i915/gt: Limit VFE threads based on GT
2021-01-11 21:10 UTC (6+ messages)
` [Intel-gfx] [PATCH 2/3] drm/i915/gt: Restore clear-residual mitigations for Ivybridge, Baytrail
[Intel-gfx] [PATCH v6 00/64] drm/i915: Remove obj->mm.lock!
2021-01-11 20:51 UTC (5+ messages)
` [Intel-gfx] [PATCH v6 14/64] drm/i915: Reject UNSYNCHRONIZED for userptr, v2
` [Intel-gfx] [PATCH v6 16/64] drm/i915: Fix userptr so we do not have to worry about obj->mm.lock, v5
[Intel-gfx] [PATCH] drm/i915/backlight: fix CPU mode backlight takeover on LPT
2021-01-11 19:10 UTC (4+ messages)
[Intel-gfx] [PATCH v2 00/11] drm/i915: Async flips for all ilk+ platforms
2021-01-11 18:58 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Async flips for all ilk+ platforms (rev2)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/2] drm/i915: Try to use fast+narrow link on eDP again and fall back to the old max strategy on failure
2021-01-11 18:28 UTC (2+ messages)
[Intel-gfx] [PULL] gvt-fixes
2021-01-11 18:13 UTC (2+ messages)
[Intel-gfx] [PATCH] drm/i915/dg1: Update voltage swing tables for DP
2021-01-11 17:36 UTC (3+ messages)
` [Intel-gfx] [PATCH v2] "
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).