messages from 2021-03-03 16:42:15 to 2021-03-09 20:39:03 UTC [more...]
[Intel-gfx] [PATCH v9 0/5] drm/i915 Support for integrated privacy screen
2021-03-09 20:38 UTC (5+ messages)
` [Intel-gfx] [PATCH v9 5/5] drm/i915: Enable support "
[Intel-gfx] [RFC v1 0/6] drm/edid: overhaul displayid iterator
2021-03-09 13:54 UTC (7+ messages)
` [Intel-gfx] [RFC v1 1/6] drm/edid: make a number of functions, parameters and variables const
` [Intel-gfx] [RFC v1 2/6] drm/displayid: add separate drm_displayid.c
` [Intel-gfx] [RFC v1 3/6] drm/displayid: add new displayid section/block iterators
` [Intel-gfx] [RFC v1 4/6] drm/edid: use the new displayid iterator for detailed modes
` [Intel-gfx] [RFC v1 5/6] drm/edid: use the new displayid iterator for finding CEA extension
` [Intel-gfx] [RFC v1 6/6] drm/edid: use the new displayid iterator for tile info
[Intel-gfx] [PATCH] drm/atomic: Add the crtc to affected crtc only if uapi.enable = true
2021-03-09 9:13 UTC (8+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] Public i915 CI shardruns are disabled
2021-03-09 8:31 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
[Intel-gfx] [PATCH v3 0/3] HDMI2.1 PCON Misc Fixes
2021-03-09 7:53 UTC (7+ messages)
` [Intel-gfx] [PATCH v3 1/3] drm/dp_helper: Define options for FRL training for HDMI2.1 PCON
` [Intel-gfx] [PATCH v3 2/3] drm/i915/display: Remove FRL related code from disable DP sequence for older platforms
` [Intel-gfx] [PATCH v3 3/3] drm/i915/display: Configure HDMI2.1 Pcon for FRL only if Src-Ctl mode is available
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for HDMI2.1 PCON Misc Fixes (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/3] HDMI2.1 PCON Misc Fixes
2021-03-09 4:28 UTC (5+ messages)
` [Intel-gfx] [PATCH 1/3] i915/display/intel_dp: Read PCON DSC ENC caps only for DPCD rev >= 1.4
[Intel-gfx] [PATCH 00/12] drm/i915/bios: vbt child device rework
2021-03-09 0:51 UTC (3+ messages)
` [Intel-gfx] [PATCH 05/12] drm/i915/bios: create fake child devices on missing VBT
[Intel-gfx] [PATCH v3 0/8] drm/i915: refactor KBL/TGL/ADLS stepping scheme
2021-03-09 0:13 UTC (13+ messages)
` [Intel-gfx] [PATCH v3 1/8] drm/i915: remove unused ADLS_REVID_* macros
` [Intel-gfx] [PATCH v3 2/8] drm/i915: split out stepping info to a new file
` [Intel-gfx] [PATCH v3 3/8] drm/i915: add new helpers for accessing stepping info
` [Intel-gfx] [PATCH v3 4/8] drm/i915: switch KBL to the new stepping scheme
` [Intel-gfx] [PATCH v3 5/8] drm/i915: switch TGL and ADL "
` [Intel-gfx] [PATCH v3 6/8] drm/i915: rename DISP_STEPPING->DISPLAY_STEP and GT_STEPPING->GT_STEP
` [Intel-gfx] [PATCH v3 7/8] drm/i915: rename disp_stepping->display_step and gt_stepping->gt_step
` [Intel-gfx] [PATCH v3 8/8] drm/i915: rename i915_rev_steppings->intel_step_info
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: refactor KBL/TGL/ADLS stepping scheme (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] 2021 X.Org Foundation Membership renewal ENDS on THURSDAY Mar 11
2021-03-08 22:06 UTC
[Intel-gfx] [PATCH v2 00/16] Introduce Intel PXP
2021-03-08 21:54 UTC (35+ messages)
` [Intel-gfx] [PATCH v2 01/16] drm/i915/pxp: Define PXP component interface
` [Intel-gfx] [PATCH v2 04/16] drm/i915/pxp: allocate a vcs context for pxp usage
` [Intel-gfx] [PATCH v2 07/16] drm/i915/pxp: Create the arbitrary session after boot
` [Intel-gfx] [PATCH v2 08/16] drm/i915/pxp: Implement arb session teardown
` [Intel-gfx] [PATCH v2 09/16] drm/i915/pxp: Implement PXP irq handler
` [Intel-gfx] [PATCH v2 10/16] drm/i915/pxp: Enable PXP power management
` [Intel-gfx] [PATCH v2 11/16] drm/i915/pxp: interface for creation of protected contexts
` [Intel-gfx] [PATCH v2 13/16] drm/i915/pxp: User interface for Protected buffer
` [Intel-gfx] [PATCH v2 16/16] drm/i915/pxp: enable PXP for integrated Gen12
[Intel-gfx] [PATCH] gpu: drm: i915: fix error return code of igt_buddy_alloc_smoke()
2021-03-08 20:49 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/4] drm/i915/gen12: Add recommended hardware tuning value
2021-03-08 20:16 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/4] drm/i915/gen12: Add recommended hardware tuning value (rev2)
[Intel-gfx] [PATCH] drm/i915: Enable WaProgramMgsrForCorrectSliceSpecificMmioReads for Gen9
2021-03-08 17:32 UTC (24+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Enable WaProgramMgsrForCorrectSliceSpecificMmioReads for Gen9 (rev2)
` [Intel-gfx] [PATCH v3] drm/i915: Enable WaProgramMgsrForCorrectSliceSpecificMmioReads for Gen9
` [Intel-gfx] [PATCH v4] "
` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: Enable WaProgramMgsrForCorrectSliceSpecificMmioReads for Gen9 (rev6)
` [Intel-gfx] [PATCH v5] drm/i915: Enable WaProgramMgsrForCorrectSliceSpecificMmioReads for Gen9
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Enable WaProgramMgsrForCorrectSliceSpecificMmioReads for Gen9 (rev7)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] gpu: drm: i915: fix error return code of igt_threaded_blt()
2021-03-08 13:27 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
[Intel-gfx] [PATCH 0/6] drm/i915: Move DDI clock readout to encoder->get_config()
2021-03-08 13:17 UTC (15+ messages)
` [Intel-gfx] [PATCH 1/6] drm/i915: Call primary encoder's .get_config() from MST .get_config()
` [Intel-gfx] [PATCH 2/6] drm/i915: Do intel_dpll_readout_hw_state() after encoder readout
` [Intel-gfx] [PATCH v2 "
` [Intel-gfx] [PATCH 3/6] drm/i915: Use pipes instead crtc indices in PLL state tracking
` [Intel-gfx] [PATCH 4/6] drm/i915: Move DDI clock readout to encoder->get_config()
` [Intel-gfx] [PATCH 5/6] drm/i915: Add encoder->is_clock_enabled()
` [Intel-gfx] [PATCH 6/6] drm/i915: Extend icl_sanitize_encoder_pll_mapping() to all DDI platforms
[Intel-gfx] [RFC PATCH 00/10 v2] drm/i915/spi: discrete graphics internal spi
2021-03-08 6:33 UTC (12+ messages)
` [Intel-gfx] [RFC PATCH 01/10 v2] drm/i915/spi: add spi device for discrete graphics
` [Intel-gfx] [RFC PATCH 02/10 v2] drm/i915/spi: intel_spi_region map
` [Intel-gfx] [RFC PATCH 03/10 v2] drm/i915/spi: add driver for on-die spi device
` [Intel-gfx] [RFC PATCH 04/10 v2] drm/i915/spi: implement regions enumeration
` [Intel-gfx] [RFC PATCH 05/10 v2] drm/i915/spi: implement spi access functions
` [Intel-gfx] [RFC PATCH 06/10 v2] drm/i915/spi: spi register with mtd
` [Intel-gfx] [RFC PATCH 07/10 v2] drm/i915/spi: mtd: implement access handlers
` [Intel-gfx] [RFC PATCH 08/10 v2] drm/i915/spi: serialize spi access
` [Intel-gfx] [RFC PATCH 09/10 v2] MAINTAINERS: add Intel i915 spi driver entry
` [Intel-gfx] [RFC PATCH 10/10 v2] mtd: use refcount to prevent corruption
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915/spi: discrete graphics internal spi (rev2)
[Intel-gfx] [PATCH v2 1/3] drm/i915/display: Replace dc3co_enabled with dc3co_exitline on intel_psr struct
2021-03-06 16:32 UTC (7+ messages)
` [Intel-gfx] [PATCH v2 2/3] drm/i915/display: Remove a redundant function argument from intel_psr_enable_source()
` [Intel-gfx] [PATCH v2 3/3] drm/i915/display: Introduce new intel_psr_pause/resume function
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v2,1/3] drm/i915/display: Replace dc3co_enabled with dc3co_exitline on intel_psr struct
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] i915/perf: Start hrtimer only if sampling the OA buffer
2021-03-06 1:39 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for i915/perf: Start hrtimer only if sampling the OA buffer (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [RFC PATCH 0/9] cgroup support for GPU devices
2021-03-06 0:44 UTC (6+ messages)
` [Intel-gfx] [RFC PATCH 8/9] drm/gem: Associate GEM objects with drm cgroup
[Intel-gfx] [PATCH] i915/query: Correlate engine and cpu timestamps with better accuracy
2021-03-05 23:51 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for i915/query: Correlate engine and cpu timestamps with better accuracy (rev3)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] Revert "drm/i915: Propagate errors on awaiting already signaled fences"
2021-03-05 21:53 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/6] drm/i915: More SAGV related fixes/cleanups
2021-03-05 20:11 UTC (10+ messages)
` [Intel-gfx] [PATCH 1/6] drm/i915: Fix enabled_planes bitmask
` [Intel-gfx] [PATCH 2/6] drm/i915: Tighten SAGV constraint for pre-tgl
` [Intel-gfx] [PATCH 3/6] drm/i915: Check SAGV wm min_ddb_alloc rather than plane_res_b
` [Intel-gfx] [PATCH 4/6] drm/i915: Calculate min_ddb_alloc for trans_wm
` [Intel-gfx] [PATCH 5/6] drm/i915: Extract skl_check_wm_level() and skl_check_nv12_wm_level()
` [Intel-gfx] [PATCH 6/6] drm/i915: s/plane_res_b/blocks/ etc
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: More SAGV related fixes/cleanups
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/3] drm/i915/display: Move dc3co_exitline variable to struct intel_psr
2021-03-05 20:01 UTC (9+ messages)
` [Intel-gfx] [PATCH 2/3] drm/i915/display: Remove a redundant function argument from intel_psr_enable_source()
` [Intel-gfx] [PATCH 3/3] drm/i915/display: Introduce new intel_psr_pause/resume function
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/3] drm/i915/display: Move dc3co_exitline variable to struct intel_psr
[Intel-gfx] [PATCH RESEND][next] drm/i915/gem: Fix fall-through warnings for Clang
2021-03-05 17:49 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [patch 0/7] drm, highmem: Cleanup io/kmap_atomic*() usage
2021-03-05 15:35 UTC (12+ messages)
` [Intel-gfx] [patch 1/7] drm/ttm: Replace kmap_atomic() usage
` [Intel-gfx] [patch 2/7] drm/vmgfx: Replace kmap_atomic()
` [Intel-gfx] [patch 3/7] highmem: Remove kmap_atomic_prot()
` [Intel-gfx] [patch 4/7] drm/qxl: Replace io_mapping_map_atomic_wc()
` [Intel-gfx] [patch 5/7] drm/nouveau/device: "
` [Intel-gfx] [patch 6/7] drm/i915: "
` [Intel-gfx] [patch 7/7] io-mapping: Remove io_mapping_map_atomic_wc()
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm, highmem: Cleanup io/kmap_atomic*() usage
[Intel-gfx] [PATCH 0/4] drm/i915: Silence pipe tracepoint WARNs
2021-03-05 15:38 UTC (10+ messages)
` [Intel-gfx] [PATCH 1/4] drm/i915: Move pipe enable/disable tracepoints to intel_crtc_vblank_{on, off}()
` [Intel-gfx] [PATCH 2/4] drm/i915: Don't try to query the frame counter for disabled pipes
` [Intel-gfx] [PATCH 3/4] drm/i915: Return zero as the scanline "
` [Intel-gfx] [PATCH 4/4] drm/i915: Fix DSI TE max_vblank_count handling
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Silence pipe tracepoint WARNs
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2 0/7] drm/i915: refactor KBL/TGL/ADLS stepping scheme
2021-03-05 10:19 UTC (5+ messages)
` [Intel-gfx] [PATCH v2 6/7] drm/i915: rename DISP_STEPPING->DISPLAY_STEP and GT_STEPPING->GT_STEP
[Intel-gfx] [WARNING] v5.12-rc1 in intel_pipe_disable tracepoint
2021-03-04 16:53 UTC (3+ messages)
[Intel-gfx] [PATCH] i915/query: Correlate engine and cpu timestamps with better accuracy
2021-03-04 12:23 UTC (11+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for i915/query: Correlate engine and cpu timestamps with better accuracy (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2 0/3] HDCP 2.2 MST fixes
2021-03-04 11:33 UTC (6+ messages)
` [Intel-gfx] [PATCH v2 1/3] drm/i915/hdcp: HDCP2.2 MST Link failure recovery
` [Intel-gfx] [PATCH v2 2/3] drm/i915/hdcp: link hdcp2 recovery on link enc stopped
` [Intel-gfx] [PATCH v2 3/3] drm/i915/hdcp: return correct error code
` [Intel-gfx] ✓ Fi.CI.BAT: success for HDCP 2.2 MST fixes (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v4 0/4] drm/i915: complete eDP MSO support
2021-03-04 8:33 UTC (9+ messages)
` [Intel-gfx] [PATCH v4 1/4] drm/i915/mso: add splitter state readout for platforms that support it
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: complete eDP MSO support (rev2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: complete eDP MSO support (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] i915/query: Correlate engine and cpu timestamps with better accuracy
2021-03-03 20:23 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).