intel-gfx.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
[Intel-gfx] [PATCH 0/3] drm, drm/vmwgfx: fixes and updates related to drm_master
 2021-07-22 14:34 UTC  (11+ messages)
` [Intel-gfx] [PATCH 1/3] drm: use the lookup lock in drm_is_current_master
` [Intel-gfx] [PATCH 2/3] drm: clarify lifetime/locking for drm_master's lease fields
` [Intel-gfx] [PATCH 3/3] drm/vmwgfx: fix potential UAF in vmwgfx_surface.c
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm, drm/vmwgfx: fixes and updates related to drm_master
` [Intel-gfx] ✗ Fi.CI.BAT: failure "

[Intel-gfx] [PATCH rdma-next v2 0/2] SG fix together with update to RDMA umem
 2021-07-22 14:31 UTC  (6+ messages)
` [Intel-gfx] [PATCH rdma-next v2 1/2] lib/scatterlist: Fix wrong update of orig_nents
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for SG fix together with update to RDMA umem (rev2)

[Intel-gfx] [PATCH v2 0/5] MIPI DSI driver enhancements
 2021-07-22 14:17 UTC  (9+ messages)
` [Intel-gfx] [PATCH v2 1/5] drm/i915/dsi: send correct gpio_number on gen11 platform
` [Intel-gfx] [PATCH v2 2/5] drm/i915/jsl: program DSI panel GPIOs
` [Intel-gfx] [PATCH v2 3/5] drm/i915/dsi: wait for header and payload credit available
` [Intel-gfx] [PATCH v2 4/5] drm/i915/dsi: refine send MIPI DCS command sequence
` [Intel-gfx] [PATCH v2 5/5] drm/i915: Get proper min cdclk if vDSC enabled
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for MIPI DSI driver enhancements (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH] drm/i915: Ditch i915 globals shrink infrastructure
 2021-07-22 14:02 UTC  (12+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH v3 1/2] drm/i915: document caching related bits
 2021-07-22 14:01 UTC  (5+ messages)
` [Intel-gfx] [PATCH v3 2/2] drm/i915/ehl: unconditionally flush the pages on acquire
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v3,1/2] drm/i915: document caching related bits
` [Intel-gfx] ✗ Fi.CI.BAT: failure "

[Intel-gfx] [PATCH 00/47] GuC submission support
 2021-07-22 13:55 UTC  (5+ messages)
` [Intel-gfx] [PATCH 24/47] drm/i915/guc: Add several request trace points

[Intel-gfx] [CI] drm/i915/bios: Fix ports mask
 2021-07-22 13:50 UTC 

[Intel-gfx] [PULL] drm-intel-fixes
 2021-07-22 13:42 UTC 

[Intel-gfx] [PATCH 0/4] Some DG1 uAPI cleanup
 2021-07-22 13:29 UTC  (7+ messages)
` [Intel-gfx] [PATCH 3/4] drm/i915/userptr: Probe existence of backing struct pages upon creation

[Intel-gfx] refactor the i915 GVT support
 2021-07-22 13:16 UTC  (7+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [01/21] drm/i915/gvt: integrate into the main Makefile

[Intel-gfx] [PATCH 00/51] GuC submission support
 2021-07-22 12:46 UTC  (14+ messages)
` [Intel-gfx] [PATCH 06/51] drm/i915/guc: Implement GuC context operations for new inteface
` [Intel-gfx] [PATCH 23/51] drm/i915/guc: Direct all breadcrumbs for a class to single breadcrumbs
` [Intel-gfx] [PATCH 33/51] drm/i915/guc: Provide mmio list to be saved/restored on engine reset
` [Intel-gfx] [PATCH 47/51] drm/i915/selftest: Increase some timeouts in live_requests
` [Intel-gfx] [PATCH 49/51] drm/i915/selftest: Bump selftest timeouts for hangcheck

[Intel-gfx] [PATCH CI 1/4] drm: Add function to convert rect in 16.16 fixed format to regular format
 2021-07-22 12:19 UTC  (10+ messages)
` [Intel-gfx] [PATCH CI 2/4] drm/i915/display/psr: Use plane damage clips to calculate damaged area

[Intel-gfx] [PULL] drm-misc-fixes
 2021-07-22 11:50 UTC 

[Intel-gfx] [PULL] drm-misc-next
 2021-07-22 10:46 UTC 

[Intel-gfx] [PATCH 0/6] Fix the debugfs splat from mock selftests (v3)
 2021-07-22 10:09 UTC  (10+ messages)
` [Intel-gfx] [PATCH 4/6] drm/ttm: Force re-init if ttm_global_init() fails
` [Intel-gfx] [PATCH 5/6] drm/ttm: Initialize debugfs from ttm_global_init()
` [Intel-gfx] [PATCH 6/6] drm/i915: Make the kmem slab for i915_buddy_block a global

[Intel-gfx] [PATCH 0/7] drm/i915: Migrate memory to SMEM when imported cross-device
 2021-07-22  9:59 UTC  (14+ messages)
` [Intel-gfx] [PATCH 5/7] drm/i915/gem/ttm: Respect the objection region in placement_from_obj

[Intel-gfx] [PATCH v8 0/5] drm: address potential UAF bugs with drm_master ptrs
 2021-07-22  9:38 UTC  (6+ messages)

[Intel-gfx] [PATCH 0/5] MIPI DSI driver enhancements
 2021-07-22  9:37 UTC  (10+ messages)
` [Intel-gfx] [PATCH 5/5] drm/i915: Get proper min cdclk if vDSC enabled
` [Intel-gfx] [PATCH v2 0/5] MIPI DSI driver enhancements
  ` [Intel-gfx] [PATCH v2 1/5] drm/i915/dsi: send correct gpio_number on gen11 platform
  ` [Intel-gfx] [PATCH v2 2/5] drm/i915/jsl: program DSI panel GPIOs
  ` [Intel-gfx] [PATCH v2 3/5] drm/i915/dsi: wait for header and payload credit available
  ` [Intel-gfx] [PATCH v2 4/5] drm/i915/dsi: refine send MIPI DCS command sequence
  ` [Intel-gfx] [PATCH v2 5/5] drm/i915: Get proper min cdclk if vDSC enabled

[Intel-gfx] [PATCH 0/4] Nuke legacy hw_id
 2021-07-22  8:27 UTC  (14+ messages)
` [Intel-gfx] [PATCH 1/4] drm/i915/gt: fix platform prefix
` [Intel-gfx] [PATCH 2/4] drm/i915/gt: nuke unused legacy engine hw_id
` [Intel-gfx] [PATCH 3/4] drm/i915/gt: rename legacy engine->hw_id to engine->gen6_hw_id
` [Intel-gfx] [PATCH 4/4] drm/i915/gt: nuke gen6_hw_id

[Intel-gfx] [CI 00/18] CI pass for reviewed Xe_HP SDV and DG2 patches
 2021-07-22  7:47 UTC  (23+ messages)
` [Intel-gfx] [CI 01/18] drm/i915: Add XE_HP initial definitions
` [Intel-gfx] [CI 02/18] drm/i915/xehpsdv: add initial XeHP SDV definitions
` [Intel-gfx] [CI 03/18] drm/i915/dg2: add DG2 platform info
` [Intel-gfx] [CI 04/18] drm/i915: Fork DG1 interrupt handler
` [Intel-gfx] [CI 05/18] drm/i915/xehp: VDBOX/VEBOX fusing registers are enable-based
` [Intel-gfx] [CI 06/18] drm/i915/gen12: Use fuse info to enable SFC
` [Intel-gfx] [CI 07/18] drm/i915/selftests: Allow for larger engine counts
` [Intel-gfx] [CI 08/18] drm/i915/xehp: Handle new device context ID format
` [Intel-gfx] [CI 09/18] drm/i915/xehp: New engine context offsets
` [Intel-gfx] [CI 10/18] drm/i915/dg2: Add fake PCH
` [Intel-gfx] [CI 11/18] drm/i915/dg2: Add cdclk table and reference clock
` [Intel-gfx] [CI 12/18] drm/i915/dg2: Skip shared DPLL handling
` [Intel-gfx] [CI 13/18] drm/i915/dg2: Don't wait for AUX power well enable ACKs
` [Intel-gfx] [CI 14/18] drm/i915/dg2: Setup display outputs
` [Intel-gfx] [CI 15/18] drm/i915/dg2: Add dbuf programming
` [Intel-gfx] [CI 16/18] drm/i915/dg2: Don't program BW_BUDDY registers
` [Intel-gfx] [CI 17/18] drm/i915/dg2: Don't read DRAM info
` [Intel-gfx] [CI 18/18] drm/i915/dg2: DG2 has fixed memory bandwidth
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for CI pass for reviewed Xe_HP SDV and DG2 patches
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH] drm/i915/bios: Fix ports mask
 2021-07-22  7:22 UTC  (7+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] 5.14-rc2 warnings with kvmgvt
 2021-07-22  7:20 UTC  (12+ messages)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for "
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for 5.14-rc2 warnings with kvmgvt (rev2)

[Intel-gfx] [PATCH 01/10] drm/i915/bios: Allow DSI ports to be parsed by parse_ddi_port()
 2021-07-22  6:37 UTC  (13+ messages)
` [Intel-gfx] [PATCH 02/10] drm/i915/bios: Start to support two integrated panels
` [Intel-gfx] [PATCH 03/10] drm/i915/bios: Enable parse of two integrated panels timing data
` [Intel-gfx] [PATCH 04/10] drm/i915/bios: Enable parse of two integrated panels backlight data
` [Intel-gfx] [PATCH 05/10] drm/i915/bios: Enable parse of two integrated panels eDP data
` [Intel-gfx] [PATCH 06/10] drm/i915/bios: Enable parse of two integrated panels PSR data
` [Intel-gfx] [PATCH 07/10] drm/i915/bios: Enable parse of two DSI panels data
` [Intel-gfx] [PATCH 08/10] drm/i915/bios: Nuke panel_type
` [Intel-gfx] [PATCH 09/10] drm/i915/bios: Only use opregion panel index for display ver 8 and older
` [Intel-gfx] [PATCH 10/10] drm/i915/display/tgl+: Use PPS index from vbt
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/10] drm/i915/bios: Allow DSI ports to be parsed by parse_ddi_port()
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "

[Intel-gfx] [CI 1/4] drm/i915/step: Add macro magic for handling steps
 2021-07-22  5:07 UTC  (8+ messages)
` [Intel-gfx] [CI 2/4] drm/i915/dmc: Change intel_get_stepping_info()
` [Intel-gfx] [CI 3/4] drm/i915/firmware: Update to DMC v2.12 on TGL
` [Intel-gfx] [CI 4/4] drm/i915/firmware: Update to DMC v2.03 on RKL
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/4] drm/i915/step: Add macro magic for handling steps
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH 00/18] Series to merge a subset of GuC submission
 2021-07-22  4:15 UTC  (23+ messages)
` [Intel-gfx] [PATCH 01/18] drm/i915/guc: Add new GuC interface defines and structures
` [Intel-gfx] [PATCH 02/18] drm/i915/guc: Remove GuC stage descriptor, add LRC descriptor
` [Intel-gfx] [PATCH 03/18] drm/i915/guc: Add LRC descriptor context lookup array
` [Intel-gfx] [PATCH 04/18] drm/i915/guc: Implement GuC submission tasklet
` [Intel-gfx] [PATCH 05/18] drm/i915/guc: Add bypass tasklet submission path to GuC
` [Intel-gfx] [PATCH 06/18] drm/i915/guc: Implement GuC context operations for new inteface
` [Intel-gfx] [PATCH 07/18] drm/i915/guc: Insert fence on context when deregistering
` [Intel-gfx] [PATCH 08/18] drm/i915/guc: Defer context unpin until scheduling is disabled
` [Intel-gfx] [PATCH 09/18] drm/i915/guc: Disable engine barriers with GuC during unpin
` [Intel-gfx] [PATCH 10/18] drm/i915/guc: Extend deregistration fence to schedule disable
` [Intel-gfx] [PATCH 11/18] drm/i915: Disable preempt busywait when using GuC scheduling
` [Intel-gfx] [PATCH 12/18] drm/i915/guc: Ensure request ordering via completion fences
` [Intel-gfx] [PATCH 13/18] drm/i915/guc: Disable semaphores when using GuC scheduling
` [Intel-gfx] [PATCH 14/18] drm/i915/guc: Ensure G2H response has space in buffer
` [Intel-gfx] [PATCH 15/18] drm/i915/guc: Update intel_gt_wait_for_idle to work with GuC
` [Intel-gfx] [PATCH 16/18] drm/i915/guc: Update GuC debugfs to support new GuC
` [Intel-gfx] [PATCH 17/18] drm/i915/guc: Add trace point for GuC submit
` [Intel-gfx] [PATCH 18/18] drm/i915: Add intel_context tracing
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Series to merge a subset of GuC submission (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH 0/7] drm/i915: Migrate memory to SMEM when imported cross-device (v8)
 2021-07-22  3:22 UTC  (11+ messages)
` [Intel-gfx] [PATCH 1/7] drm/i915/gem: Check object_can_migrate from object_migrate
` [Intel-gfx] [PATCH 2/7] drm/i915/gem: Refactor placement setup for i915_gem_object_create* (v2)
` [Intel-gfx] [PATCH 3/7] drm/i915/gem: Call i915_gem_flush_free_objects() in i915_gem_dumb_create()
` [Intel-gfx] [PATCH 4/7] drm/i915/gem: Unify user object creation (v3)
` [Intel-gfx] [PATCH 5/7] drm/i915/gem/ttm: Respect the objection region in placement_from_obj
` [Intel-gfx] [PATCH 6/7] drm/i915/gem: Correct the locking and pin pattern for dma-buf (v8)
` [Intel-gfx] [PATCH 7/7] drm/i915/gem: Migrate to system at dma-buf attach time (v7)
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Migrate memory to SMEM when imported cross-device (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH 06/14] drm/i915/guc/slpc: Enable SLPC and add related H2G events
 2021-07-22  2:36 UTC  (3+ messages)

[Intel-gfx] [PATCH v2 00/14] drm/i915/guc: Enable GuC based power management features
 2021-07-22  1:37 UTC  (8+ messages)
` [Intel-gfx] [PATCH 02/14] drm/i915/guc/slpc: Initial definitions for SLPC
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/guc: Enable GuC based power management features
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH 09/14] drm/i915/guc/slpc: Add debugfs for SLPC info
 2021-07-22  1:29 UTC  (2+ messages)

[Intel-gfx] [PATCH 00/18] Series to merge a subset of GuC submission
 2021-07-21 23:57 UTC  (6+ messages)
` [Intel-gfx] [PATCH 06/18] drm/i915/guc: Implement GuC context operations for new inteface
` [Intel-gfx] [PATCH 12/18] drm/i915/guc: Ensure request ordering via completion fences

[Intel-gfx] [PATCH i-g-t 0/7] Updates for GuC & parallel execbuf
 2021-07-21 23:20 UTC  (8+ messages)
` [Intel-gfx] [PATCH i-g-t 1/7] include/drm-uapi: Add parallel context configuration uAPI
` [Intel-gfx] [PATCH i-g-t 2/7] include/drm-uapi: Add logical mapping uAPI
` [Intel-gfx] [PATCH i-g-t 3/7] lib/intel_ctx: Add support for parallel contexts to intel_ctx library
` [Intel-gfx] [PATCH i-g-t 4/7] i915/gem_exec_balancer: Test parallel execbuf
` [Intel-gfx] [PATCH i-g-t 5/7] include/drm-uapi: Add static priority mapping UAPI
` [Intel-gfx] [PATCH i-g-t 6/7] i915/gem_scheduler: Make gem_scheduler understand static priority mapping
` [Intel-gfx] [PATCH i-g-t 7/7] i915/gem_ctx_shared: Make gem_ctx_shared "

[Intel-gfx] [PATCH] drm/i915/gvt: Fix cached atomics setting for Windows VM
 2021-07-21 19:41 UTC  (3+ messages)

page:  |  | latest

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).