messages from 2021-09-30 02:03:59 to 2021-10-01 13:03:05 UTC [more...]
[Intel-gfx] refactor the i915 GVT support
2021-10-01 13:01 UTC (13+ messages)
[Intel-gfx] [PATCH v2 00/10] drm/i915: DP per-lane drive settings prep work
2021-10-01 13:01 UTC (11+ messages)
` [Intel-gfx] [PATCH v2 01/10] drm/i915: Introduce has_iboost()
` [Intel-gfx] [PATCH v2 02/10] drm/i915: Introduce has_buf_trans_select()
` [Intel-gfx] [PATCH v2 03/10] drm/i915: Generalize .set_signal_levels()
` [Intel-gfx] [PATCH v2 04/10] drm/i915: Nuke useless .set_signal_levels() wrappers
` [Intel-gfx] [PATCH v2 05/10] drm/i915: De-wrapper bxt_ddi_phy_set_signal_levels()
` [Intel-gfx] [PATCH v2 06/10] drm/i915: Hoover the level>=n_entries WARN into intel_ddi_level()
` [Intel-gfx] [PATCH v2 07/10] drm/i915: Nuke intel_ddi_hdmi_num_entries()
` [Intel-gfx] [PATCH v2 08/10] drm/i915: Pass the lane to intel_ddi_level()
` [Intel-gfx] [PATCH v2 09/10] drm/i915: Prepare link training for per-lane drive settings
` [Intel-gfx] [PATCH v2 10/10] drm/i915: Allow per-lane drive settings with LTTPRs
[Intel-gfx] [PATCH] drm/locking: add backtrace for locking contended locks without backoff
2021-10-01 12:55 UTC (5+ messages)
` [Intel-gfx] [PATCH v2] "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/locking: add backtrace for locking contended locks without backoff (rev2)
[Intel-gfx] [PATCH] drm/i915: remove IS_ACTIVE
2021-10-01 12:48 UTC (6+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] Deploying new iterator interface for dma-buf
2021-10-01 10:39 UTC (31+ messages)
` [Intel-gfx] [PATCH 01/28] dma-buf: add dma_resv_for_each_fence_unlocked v7
` [Intel-gfx] [PATCH 02/28] dma-buf: add dma_resv_for_each_fence
` [Intel-gfx] [PATCH 03/28] dma-buf: add dma_resv selftest
` [Intel-gfx] [PATCH 04/28] dma-buf: use new iterator in dma_resv_copy_fences
` [Intel-gfx] [PATCH 05/28] dma-buf: use new iterator in dma_resv_get_fences v3
` [Intel-gfx] [PATCH 06/28] dma-buf: use new iterator in dma_resv_wait_timeout
` [Intel-gfx] [PATCH 07/28] dma-buf: use new iterator in dma_resv_test_signaled
` [Intel-gfx] [PATCH 08/28] dma-buf: use the new iterator in dma_buf_debug_show
` [Intel-gfx] [PATCH 09/28] dma-buf: use the new iterator in dma_resv_poll
` [Intel-gfx] [PATCH 10/28] drm/ttm: use the new iterator in ttm_bo_flush_all_fences
` [Intel-gfx] [PATCH 11/28] drm/amdgpu: use the new iterator in amdgpu_sync_resv
` [Intel-gfx] [PATCH 12/28] drm/amdgpu: use new iterator in amdgpu_ttm_bo_eviction_valuable
` [Intel-gfx] [PATCH 13/28] drm/amdgpu: use new iterator in amdgpu_vm_prt_fini
` [Intel-gfx] [PATCH 14/28] drm/msm: use new iterator in msm_gem_describe
` [Intel-gfx] [PATCH 15/28] drm/radeon: use new iterator in radeon_sync_resv
` [Intel-gfx] [PATCH 16/28] drm/scheduler: use new iterator in drm_sched_job_add_implicit_dependencies v2
` [Intel-gfx] [PATCH 17/28] drm/i915: use the new iterator in i915_gem_busy_ioctl v2
` [Intel-gfx] [PATCH 18/28] drm/i915: use the new iterator in i915_sw_fence_await_reservation v3
` [Intel-gfx] [PATCH 19/28] drm/i915: use the new iterator in i915_request_await_object v2
` [Intel-gfx] [PATCH 20/28] drm/i915: use new iterator in i915_gem_object_wait_reservation
` [Intel-gfx] [PATCH 21/28] drm/i915: use new iterator in i915_gem_object_wait_priority
` [Intel-gfx] [PATCH 22/28] drm/i915: use new cursor in intel_prepare_plane_fb
` [Intel-gfx] [PATCH 23/28] drm: use new iterator in drm_gem_fence_array_add_implicit v3
` [Intel-gfx] [PATCH 24/28] drm: use new iterator in drm_gem_plane_helper_prepare_fb
` [Intel-gfx] [PATCH 25/28] drm/nouveau: use the new iterator in nouveau_fence_sync
` [Intel-gfx] [PATCH 26/28] drm/nouveau: use the new interator in nv50_wndw_prepare_fb
` [Intel-gfx] [PATCH 27/28] drm/etnaviv: use new iterator in etnaviv_gem_describe
` [Intel-gfx] [PATCH 28/28] drm/etnaviv: replace dma_resv_get_excl_unlocked
[Intel-gfx] [vfio:next 33/38] drivers/gpu/drm/i915/i915_pci.c:975:2: warning: missing field 'override_only' initializer
2021-10-01 11:51 UTC (3+ messages)
[Intel-gfx] [PATCH] drm/i915/reg: add AUD_TCA_DP_2DOT0_CTRL registers
2021-10-01 11:18 UTC (3+ messages)
[Intel-gfx] [RFC 0/6] CPU + GPU synchronised priority scheduling
2021-10-01 10:32 UTC (12+ messages)
` [Intel-gfx] [RFC 1/6] sched: Add nice value change notifier
` [Intel-gfx] [RFC 2/6] drm/i915: Explicitly track DRM clients
` [Intel-gfx] [RFC 3/6] drm/i915: Make GEM contexts "
` [Intel-gfx] [RFC 4/6] drm/i915: Track all user contexts per client
` [Intel-gfx] [RFC 5/6] drm/i915: Keep track of registered clients indexed by task struct
` [Intel-gfx] [RFC 6/6] drm/i915: Connect task and GPU scheduling priorities
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for CPU + GPU synchronised priority scheduling
[Intel-gfx] [PATCH] drm/i915/dg2: update link training for 128b/132b
2021-10-01 10:02 UTC
[Intel-gfx] [PULL] drm-misc-fixes
2021-10-01 9:50 UTC (2+ messages)
[Intel-gfx] [PATCH] drm/i915/hdmi: convert intel_hdmi_to_dev to intel_hdmi_to_i915
2021-10-01 9:40 UTC (3+ messages)
[Intel-gfx] [PATCH 0/2] drm/i915/gt: Locking splats PREEMPT_RT
2021-10-01 9:29 UTC (4+ messages)
` [Intel-gfx] [RFC PATCH 2/2] drm/i915/gt: Use spin_lock_irq() instead of local_irq_disable() + spin_lock()
[Intel-gfx] [PATCH] drm/i915/fdi: use -EAGAIN instead of local special return value
2021-10-01 8:55 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/6] drm/i915: incidental -EPERM considered harmful
2021-10-01 8:50 UTC (12+ messages)
` [Intel-gfx] [PATCH 1/6] drm/i915/dsi: pass struct mipi_dsi_packet pointer, not the entire struct
` [Intel-gfx] [PATCH 2/6] drm/i915/dsi: fuse dsi_send_pkt_payld() and add_payld_to_queue()
` [Intel-gfx] [PATCH 3/6] drm/i915/dsi: return -EBUSY instead of -1
` [Intel-gfx] [PATCH 4/6] drm/i915/hdmi: return -EINVAL "
` [Intel-gfx] [PATCH 5/6] drm/i915/drv: return -EIO "
` [Intel-gfx] [PATCH 6/6] drm/i915/dram: return -ENOENT "
` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915: incidental -EPERM considered harmful
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: incidental -EPERM considered harmful (rev2)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/4] drm/i915/display: move modeset asserts out of intel_display.c
2021-10-01 8:49 UTC (11+ messages)
` [Intel-gfx] [PATCH 1/4] drm/i915/fdi: move fdi modeset asserts to intel_fdi.c
` [Intel-gfx] [PATCH 2/4] drm/i915/pps: move pps (panel) modeset asserts to intel_pps.c
` [Intel-gfx] [PATCH 3/4] drm/i915/dpll: move dpll modeset asserts to intel_dpll.c
` [Intel-gfx] [PATCH 4/4] drm/i915/dsi: move dsi pll modeset asserts to vlv_dsi_pll.c
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/display: move modeset asserts out of intel_display.c
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Fix bug in user proto-context creation that leaked contexts
2021-10-01 8:40 UTC (2+ messages)
[Intel-gfx] [PATCH v3] drm/i915/ttm: Rework object initialization slightly
2021-10-01 8:33 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/ttm: Rework object initialization slightly (rev4)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v2 0/3] Rename IS_ACTIVE() and move to kconfig.h
2021-10-01 2:33 UTC (14+ messages)
` [Intel-gfx] [PATCH v2 1/3] drm/i915: rename IS_ACTIVE
` [Intel-gfx] [PATCH v2 3/3] Move IS_CONFIG_NONZERO() to kconfig.h
` [Intel-gfx] [PATCH v2 2/3] drm/i915/utils: do not depend on config being defined
[Intel-gfx] [PATCH v2] drm/i915/display: Wait PSR2 get out of deep sleep to update pipe
2021-10-01 8:06 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915: Stop using I915_TILING_* in client blit selftest
2021-10-01 7:16 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/2] drm/i915: Extend the async flip VT-d w/a to skl/bxt
2021-10-01 2:40 UTC (5+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i195: Make the async flip VT-d workaround dynamic
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/2] drm/i915: Extend the async flip VT-d w/a to skl/bxt
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/gt: move remaining debugfs interfaces into gt
2021-10-01 0:12 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/gt: move remaining debugfs interfaces into gt (rev7)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v4] drm/i915: Update memory bandwidth formulae
2021-09-30 22:53 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Update memory bandwidth formulae (rev4)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 00/27] Parallel submission aka multi-bb execbuf
2021-09-30 22:16 UTC (3+ messages)
` [Intel-gfx] [PATCH 24/27] drm/i915: Multi-BB execbuf
[Intel-gfx] [PATCH] drm/i915: Use fixed offset for PTEs location
2021-09-30 22:01 UTC (2+ messages)
[Intel-gfx] [PATCH v2 1/9] drm/i915/display/psr: Handle plane and pipe restrictions at every page flip
2021-09-30 21:24 UTC (20+ messages)
` [Intel-gfx] [PATCH v2 2/9] drm/i915/display/psr: Do full fetch when handling multi-planar formats
` [Intel-gfx] [PATCH v2 3/9] drm/i915/display: Drop unnecessary frontbuffer flushes
` [Intel-gfx] [PATCH v2 4/9] drm/i915/display: Handle frontbuffer rendering when PSR2 selective fetch is enabled
` [Intel-gfx] [PATCH v2 5/9] drm/i915/display: Fix glitches when moving cursor with PSR2 selective fetch enabled
` [Intel-gfx] [PATCH v2 6/9] drm/i915/display/adlp: Optimize PSR2 power-savings in corner cases
` [Intel-gfx] [PATCH v2 9/9] drm/i915/display: Always wait vblank counter to increment when commit needs a modeset
` [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [v2,1/9] drm/i915/display/psr: Handle plane and pipe restrictions at every page flip
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [v2,1/9] drm/i915/display/psr: Handle plane and pipe restrictions at every page flip (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v3] drm/dp: Add Additional DP2 Headers
2021-09-30 21:21 UTC (3+ messages)
[Intel-gfx] [PATCH v3] drm/i915/bdb: Fix version check
2021-09-30 20:46 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/bdb: Fix version check (rev3)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/4] drm/i915: Clear leftover DP vswing/preemphasis values before modeset
2021-09-30 19:49 UTC (13+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915: Call intel_ddi_init_dp_buf_reg() earlier
` [Intel-gfx] [PATCH 3/4] drm/i915: Remove DP_PORT_EN stuff from link training code
` [Intel-gfx] [PATCH 4/4] drm/i915: Nuke local copies/pointers of intel_dp->DP
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Clear leftover DP vswing/preemphasis values before modeset
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Use direction definition DMA_BIDIRECTIONAL instead of PCI_DMA_BIDIRECTIONAL
2021-09-30 18:58 UTC (3+ messages)
[Intel-gfx] [PATCH 1/3] drm/i915: Use standard form -EDEADLK check
2021-09-30 16:51 UTC (6+ messages)
` [Intel-gfx] [PATCH 2/3] drm/i915: Adjust intel_crtc_compute_config() debug message
` [Intel-gfx] [PATCH 3/3] drm/i915: Move WaPruneModeWithIncorrectHsyncOffset into intel_mode_valid()
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] drm/i915: Use standard form -EDEADLK check
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] Picture stutter on i915 Graphics P630]
2021-09-30 14:50 UTC (2+ messages)
[Intel-gfx] [PATCH v5 01/13] drm/ttm: stop calling tt_swapin in vm_access
2021-09-30 12:55 UTC (6+ messages)
` [Intel-gfx] [PATCH v5 12/13] drm/i915/ttm: use cached system pages when evicting lmem
[Intel-gfx] [PULL] drm-misc-next
2021-09-30 11:27 UTC
[Intel-gfx] [PATCH] drm/i915: Add ww context to intel_dpt_pin, v2
2021-09-30 10:45 UTC (3+ messages)
[Intel-gfx] [PULL] drm-intel-fixes
2021-09-30 8:50 UTC
[Intel-gfx] [PATCH v2] drm/i915/ttm: Rework object initialization slightly
2021-09-30 8:24 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/ttm: Rework object initialization slightly (rev3)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/3] drm/ttm: s/FLAG_SG/FLAG_EXTERNAL/
2021-09-30 8:20 UTC (5+ messages)
[Intel-gfx] [PATCH 0/9] drm/i915: DP per-lane drive settings prep work
2021-09-30 7:33 UTC (4+ messages)
` [Intel-gfx] [PATCH 2/9] drm/i915: Generalize .set_signal_levels()
[Intel-gfx] [PATCH 8/9] drm/i915: Prepare link training for per-lane drive settings
2021-09-30 7:07 UTC (4+ messages)
` [Intel-gfx] [PATCH v3 "
[Intel-gfx] [PATCH 1/7] drm/i915/display: Wait PSR2 get out of deep sleep to update pipe
2021-09-30 6:55 UTC (6+ messages)
` [Intel-gfx] [PATCH 4/7] drm/i915/display/psr: Handle plane restrictions at every page flip
[Intel-gfx] [PATCH 0/4] drm: maintenance patches for 5.15-rcX
2021-09-30 3:43 UTC (7+ messages)
` [Intel-gfx] [PATCH 2/4] amdgpu_ucode: reduce number of pr_debug calls
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm: maintenance patches for 5.15-rcX
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).