messages from 2021-10-01 23:23:41 to 2021-10-05 10:58:19 UTC [more...]
[Intel-gfx] Deploying new iterator interface for dma-buf
2021-10-05 10:47 UTC (23+ messages)
` [Intel-gfx] [PATCH 01/28] dma-buf: add dma_resv_for_each_fence_unlocked v7
` [Intel-gfx] [PATCH 03/28] dma-buf: add dma_resv selftest
` [Intel-gfx] [PATCH 08/28] dma-buf: use the new iterator in dma_buf_debug_show
` [Intel-gfx] [PATCH 09/28] dma-buf: use the new iterator in dma_resv_poll
` [Intel-gfx] [PATCH 23/28] drm: use new iterator in drm_gem_fence_array_add_implicit v3
` [Intel-gfx] [PATCH 24/28] drm: use new iterator in drm_gem_plane_helper_prepare_fb
[Intel-gfx] [PATCH 00/33] Remaining patches for basic GuC submission
2021-10-05 10:58 UTC (6+ messages)
` [Intel-gfx] [PATCH 25/33] drm/i915/guc: Support request cancellation
[Intel-gfx] [PATCH 00/26] Parallel submission aka multi-bb execbuf
2021-10-05 10:37 UTC (38+ messages)
` [Intel-gfx] [PATCH 01/26] drm/i915/guc: Move GuC guc_id allocation under submission state sub-struct
` [Intel-gfx] [PATCH 02/26] drm/i915/guc: Take GT PM ref when deregistering context
` [Intel-gfx] [PATCH 03/26] drm/i915/guc: Take engine PM when a context is pinned with GuC submission
` [Intel-gfx] [PATCH 04/26] drm/i915/guc: Don't call switch_to_kernel_context "
` [Intel-gfx] [PATCH 05/26] drm/i915: Add logical engine mapping
` [Intel-gfx] [PATCH 06/26] drm/i915: Expose logical engine instance to user
` [Intel-gfx] [PATCH 07/26] drm/i915/guc: Introduce context parent-child relationship
` [Intel-gfx] [PATCH 08/26] drm/i915/guc: Add multi-lrc context registration
` [Intel-gfx] [PATCH 09/26] drm/i915/guc: Ensure GuC schedule operations do not operate on child contexts
` [Intel-gfx] [PATCH 10/26] drm/i915/guc: Assign contexts in parent-child relationship consecutive guc_ids
` [Intel-gfx] [PATCH 11/26] drm/i915/guc: Implement parallel context pin / unpin functions
` [Intel-gfx] [PATCH 12/26] drm/i915/guc: Implement multi-lrc submission
` [Intel-gfx] [PATCH 13/26] drm/i915/guc: Insert submit fences between requests in parent-child relationship
` [Intel-gfx] [PATCH 14/26] drm/i915/guc: Implement multi-lrc reset
` [Intel-gfx] [PATCH 15/26] drm/i915/guc: Update debugfs for GuC multi-lrc
` [Intel-gfx] [PATCH 16/26] drm/i915: Fix bug in user proto-context creation that leaked contexts
` [Intel-gfx] [PATCH 17/26] drm/i915/guc: Connect UAPI to GuC multi-lrc interface
` [Intel-gfx] [PATCH 18/26] drm/i915/doc: Update parallel submit doc to point to i915_drm.h
` [Intel-gfx] [PATCH 19/26] drm/i915/guc: Add basic GuC multi-lrc selftest
` [Intel-gfx] [PATCH 20/26] drm/i915/guc: Implement no mid batch preemption for multi-lrc
` [Intel-gfx] [PATCH 21/26] drm/i915: Multi-BB execbuf
` [Intel-gfx] [PATCH 22/26] drm/i915/guc: Handle errors in multi-lrc requests
` [Intel-gfx] [PATCH 23/26] drm/i915: Make request conflict tracking understand parallel submits
` [Intel-gfx] [PATCH 24/26] drm/i915: Update I915_GEM_BUSY IOCTL to understand composite fences
` [Intel-gfx] [PATCH 25/26] drm/i915: Enable multi-bb execbuf
` [Intel-gfx] [PATCH 26/26] drm/i915/execlists: Weak parallel submission support for execlists
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Parallel submission aka multi-bb execbuf (rev4)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Parallel submission aka multi-bb execbuf (rev5)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH] drm/i915/display: Remove check for low voltage sku for max dp source rate
2021-10-05 10:34 UTC (4+ messages)
[Intel-gfx] [RFC PATCH] drm: Increase DRM_OBJECT_MAX_PROPERTY by 18
2021-10-05 10:09 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Fix bug in user proto-context creation that leaked contexts
2021-10-05 9:25 UTC (4+ messages)
[Intel-gfx] [vfio:next 33/38] drivers/gpu/drm/i915/i915_pci.c:975:2: warning: missing field 'override_only' initializer
2021-10-05 9:00 UTC (4+ messages)
[Intel-gfx] [PATCH 1/2] drm/dp: add drm_dp_phy_name() for getting DP PHY name
2021-10-05 8:33 UTC (4+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/dp: use drm_dp_phy_name() for logging
[Intel-gfx] linux-next: build warning after merge of the drm-misc tree
2021-10-05 8:23 UTC (2+ messages)
[Intel-gfx] refactor the i915 GVT support
2021-10-05 7:33 UTC (13+ messages)
[Intel-gfx] [PATCH] drm/i915: remove IS_ACTIVE
2021-10-05 7:13 UTC (6+ messages)
[Intel-gfx] [PATCH v5 01/13] drm/ttm: stop calling tt_swapin in vm_access
2021-10-05 2:17 UTC (4+ messages)
` [Intel-gfx] [PATCH v5 09/13] drm/i915/ttm: add tt shmem backend
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [v5,01/13] drm/ttm: stop calling tt_swapin in vm_access (rev2)
[Intel-gfx] [PATCH] drm/i915/dsi: unregister gmbus if LFP display was MIPI panel
2021-10-05 1:28 UTC (3+ messages)
` [Intel-gfx] [v4] drm/i915/dsi: do not register gmbus if it was reserved for MIPI display
[Intel-gfx] [PATCH v3 00/14] drm/hdcp: Pull HDCP auth/exchange/check into helpers
2021-10-05 0:03 UTC (6+ messages)
` [Intel-gfx] [PATCH v3 03/14] drm/hdcp: Update property value on content type and user changes
` [Intel-gfx] [Freedreno] "
` [Intel-gfx] [PATCH v3 12/14] dt-bindings: msm/dp: Add bindings for HDCP registers
[Intel-gfx] [PATCH v2 0/5] drm/i915: Improve DP link training further
2021-10-04 23:46 UTC (8+ messages)
` [Intel-gfx] [PATCH v2 1/5] drm/i915: Tweak the DP "max vswing reached?" condition
` [Intel-gfx] [PATCH v2 2/5] drm/i915: Show LTTPR in the TPS debug print
` [Intel-gfx] [PATCH v2 3/5] drm/i915: Print the DP vswing adjustment request
` [Intel-gfx] [PATCH v2 4/5] drm/i915: Pimp link training debug prints
` [Intel-gfx] [PATCH v2 5/5] drm/i915: Call intel_dp_dump_link_status() for CR failures
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Improve DP link training further (rev2)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Improve DP link training further (rev3)
[Intel-gfx] [PATCH 0/2] drm/i915/fbc: Don't nuke manually around flips
2021-10-04 20:25 UTC (5+ messages)
` [Intel-gfx] [PATCH 1/2] drm/i915/fbc: Hoist more stuff out from intel_fbc_hw_(de)activate()
` [Intel-gfx] [PATCH 2/2] drm/i915/fbc: Don't nuke manually around flips
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/fbc: Don't nuke manually around flips (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PULL] drm-intel-next
2021-10-04 19:01 UTC
[Intel-gfx] [PATCH 1/2] drm/i915: Extend the async flip VT-d w/a to skl/bxt
2021-10-04 19:09 UTC (7+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i195: Make the async flip VT-d workaround dynamic
[Intel-gfx] [PATCH v3] drm/atomic: Add the crtc to affected crtc only if uapi.enable = true
2021-10-04 19:32 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/atomic: Add the crtc to affected crtc only if uapi.enable = true (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 00/10] drm: Add privacy-screen class and connector properties
2021-10-04 18:48 UTC (21+ messages)
` [Intel-gfx] [PATCH 01/10] drm/connector: Add support for privacy-screen properties (v4)
` [Intel-gfx] [PATCH 02/10] drm: Add privacy-screen class (v4)
` [Intel-gfx] [PATCH 03/10] drm/privacy-screen: Add X86 specific arch init code
` [Intel-gfx] [PATCH 04/10] drm/privacy-screen: Add notifier support (v2)
` [Intel-gfx] [PATCH 05/10] drm/connector: Add a drm_connector privacy-screen helper functions (v2)
` [Intel-gfx] [PATCH 06/10] platform/x86: thinkpad_acpi: Add hotkey_notify_extended_hotkey() helper
` [Intel-gfx] [PATCH 07/10] platform/x86: thinkpad_acpi: Get privacy-screen / lcdshadow ACPI handles only once
` [Intel-gfx] [PATCH 08/10] platform/x86: thinkpad_acpi: Register a privacy-screen device
` [Intel-gfx] [PATCH 09/10] drm/i915: Add intel_modeset_probe_defer() helper
` [Intel-gfx] [PATCH 10/10] drm/i915: Add privacy-screen support (v2)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm: Add privacy-screen class and connector properties (rev5)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v2] drm/i915: Clean up disabled warnings
2021-10-04 17:43 UTC (2+ messages)
[Intel-gfx] i915 MST HDCP code looks broken
2021-10-04 18:38 UTC (3+ messages)
[Intel-gfx] [PATCH] drm/i915/tc: Delete bogus NULL check in intel_ddi_encoder_destroy()
2021-10-04 18:56 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [RFC v2 0/8] CPU + GPU synchronised priority scheduling
2021-10-04 16:17 UTC (10+ messages)
` [Intel-gfx] [RFC 1/8] sched: Add nice value change notifier
` [Intel-gfx] [RFC 2/8] drm/i915: Explicitly track DRM clients
` [Intel-gfx] [RFC 3/8] drm/i915: Make GEM contexts "
` [Intel-gfx] [RFC 4/8] drm/i915: Track all user contexts per client
` [Intel-gfx] [RFC 5/8] drm/i915: Keep track of registered clients indexed by task struct
` [Intel-gfx] [RFC 6/8] drm/i915: Make some recently added vfuncs use full scheduling attribute
` [Intel-gfx] [RFC 7/8] drm/i915: Inherit process nice for context scheduling priority
` [Intel-gfx] [RFC 8/8] drm/i915: Connect with the process nice change notifier
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for CPU + GPU synchronised priority scheduling (rev2)
[Intel-gfx] [PATCH] drm/i915/pmu: Connect engine busyness stats from GuC to pmu
2021-10-04 15:21 UTC (2+ messages)
[Intel-gfx] [PATCH] drm/i915: Prefer struct_size over open coded arithmetic
2021-10-04 15:06 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for "
[Intel-gfx] [PATCH 0/5] drm/i915: Improve DP link training further
2021-10-04 15:03 UTC (7+ messages)
` [Intel-gfx] [PATCH 1/5] drm/i915: Tweak the DP "max vswing reached?" condition
` [Intel-gfx] [PATCH 2/5] drm/i915: Show LTTPR in the TPS debug print
` [Intel-gfx] [PATCH 3/5] drm/i915: Print the DP vswing adjustment request
` [Intel-gfx] [PATCH 4/5] drm/i915: Pimp link training debug prints
` [Intel-gfx] [PATCH 5/5] drm/i915: Call intel_dp_dump_link_status() for CR failures
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Improve DP link training further
[Intel-gfx] [PATCH v2] drm/atomic: Add the crtc to affected crtc only if uapi.enable = true
2021-10-04 11:37 UTC (2+ messages)
[Intel-gfx] [PATCH 0/4] drm: Make modeset locking easier
2021-10-04 11:15 UTC (4+ messages)
` [Intel-gfx] [PATCH 1/4] drm: Introduce drm_modeset_lock_ctx_retry()
[Intel-gfx] [PATCH 0/4] drm/i915: Fix older platforms
2021-10-04 10:36 UTC (8+ messages)
` [Intel-gfx] [PATCH 4/4] drm/i915: Rewrite CL/CTG L-shaped memory detection
[Intel-gfx] [PATCH v2 00/17] drm: cleanup: Use DRM_MODESET_LOCK_ALL_* helpers where possible
2021-10-04 8:39 UTC (12+ messages)
[Intel-gfx] [RFC 0/6] CPU + GPU synchronised priority scheduling
2021-10-04 8:39 UTC (8+ messages)
` [Intel-gfx] [RFC 1/6] sched: Add nice value change notifier
[Intel-gfx] [PATCH 00/24] i915/display: split and constify vtable, again
2021-10-04 7:45 UTC (7+ messages)
` [Intel-gfx] [PATCH 01/24] drm/i915/uncore: split the fw get function into separate vfunc
[Intel-gfx] [PATCH] drm/i915: fix regression with uncore refactoring
2021-10-04 7:44 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [BUG 5.15-rc3] kernel BUG at drivers/gpu/drm/i915/i915_sw_fence.c:245!
2021-10-04 7:39 UTC (9+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: fix blank screen booting crashes
2021-10-04 7:36 UTC (3+ messages)
[Intel-gfx] [drm/i915/uncore] 5716c8c6f4: RIP:__x86_indirect_thunk_rax
2021-10-03 13:39 UTC
[Intel-gfx] [PATCH] drm/i915/gvt: clean up kernel-doc in gtt.c
2021-10-03 7:18 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v2 0/4] drm/dp, drm/i915: Finish basic PWM support for VESA backlight helpers
2021-10-02 9:14 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/dp, drm/i915: Finish basic PWM support for VESA backlight helpers (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v2] drm/i915/display: Wait PSR2 get out of deep sleep to update pipe
2021-10-02 7:02 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: Wait PSR2 get out of deep sleep to update pipe (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v5] drm/i915: Update memory bandwidth formulae
2021-10-02 6:16 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Update memory bandwidth formulae (rev5)
[Intel-gfx] [PATCH] drm/i915: Fix DP clock recovery "voltage_tries" handling
2021-10-02 5:27 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
[Intel-gfx] [PATCH] drm/i915: Fix bug in user proto-context creation that leaked contexts
2021-10-02 4:34 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Fix bug in user proto-context creation that leaked contexts (rev2)
[Intel-gfx] [PATCH v2 00/10] drm/i915: DP per-lane drive settings prep work
2021-10-02 3:48 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: DP per-lane drive settings prep work (rev5)
[Intel-gfx] [PATCH] drm/i915/dg2: update link training for 128b/132b
2021-10-01 23:47 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).