From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.1 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 26858C2D0C0 for ; Mon, 23 Dec 2019 12:05:21 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id EF59420709 for ; Mon, 23 Dec 2019 12:05:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1577102721; bh=643+8OqJGkN5lYu6b/GeiWmeHObLmCIXuAc/BgX5Y84=; h=To:Subject:Date:From:Cc:In-Reply-To:References:List-ID:From; b=AgzRKriR6RAawdv/ncDH3UgrCgi22TrkghidhaEqQr7lyFxgmWvr/bErG+ZLlSE03 nsdEmqBvrHZ+aNj9lO82QVTkb7OuxvEc9NXGFJpvdy5TWWTGkubPU5buoIyoG1pugy +XztGUrlmfohabKpe3FAVrkCN/EpaPC257t4kBGQ= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726787AbfLWMFQ (ORCPT ); Mon, 23 Dec 2019 07:05:16 -0500 Received: from inca-roads.misterjones.org ([213.251.177.50]:50961 "EHLO inca-roads.misterjones.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726663AbfLWMFQ (ORCPT ); Mon, 23 Dec 2019 07:05:16 -0500 Received: from www-data by cheepnis.misterjones.org with local (Exim 4.80) (envelope-from ) id 1ijMSW-0003P7-RT; Mon, 23 Dec 2019 13:05:12 +0100 To: Andrew Murray Subject: Re: [PATCH v2 11/18] KVM: arm64: don't trap Statistical Profiling controls to EL2 X-PHP-Originating-Script: 0:main.inc MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Date: Mon, 23 Dec 2019 12:05:12 +0000 From: Marc Zyngier Cc: Catalin Marinas , , , Sudeep Holla , , In-Reply-To: <20191223115651.GA42593@e119886-lin.cambridge.arm.com> References: <20191220143025.33853-1-andrew.murray@arm.com> <20191220143025.33853-12-andrew.murray@arm.com> <86bls0iqv6.wl-maz@kernel.org> <20191223115651.GA42593@e119886-lin.cambridge.arm.com> Message-ID: <1bb190091362262021dbaf41b5fe601e@www.loen.fr> X-Sender: maz@kernel.org User-Agent: Roundcube Webmail/0.7.2 X-SA-Exim-Connect-IP: X-SA-Exim-Rcpt-To: andrew.murray@arm.com, catalin.marinas@arm.com, kvm@vger.kernel.org, linux-kernel@vger.kernel.org, sudeep.holla@arm.com, kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on cheepnis.misterjones.org); SAEximRunCond expanded to false Sender: kvm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org On 2019-12-23 11:56, Andrew Murray wrote: > On Sun, Dec 22, 2019 at 10:42:05AM +0000, Marc Zyngier wrote: >> On Fri, 20 Dec 2019 14:30:18 +0000, >> Andrew Murray wrote: >> > >> > As we now save/restore the profiler state there is no need to trap >> > accesses to the statistical profiling controls. Let's unset the >> > _TPMS bit. >> > >> > Signed-off-by: Andrew Murray >> > --- >> > arch/arm64/kvm/debug.c | 2 -- >> > 1 file changed, 2 deletions(-) >> > >> > diff --git a/arch/arm64/kvm/debug.c b/arch/arm64/kvm/debug.c >> > index 43487f035385..07ca783e7d9e 100644 >> > --- a/arch/arm64/kvm/debug.c >> > +++ b/arch/arm64/kvm/debug.c >> > @@ -88,7 +88,6 @@ void kvm_arm_reset_debug_ptr(struct kvm_vcpu >> *vcpu) >> > * - Performance monitors (MDCR_EL2_TPM/MDCR_EL2_TPMCR) >> > * - Debug ROM Address (MDCR_EL2_TDRA) >> > * - OS related registers (MDCR_EL2_TDOSA) >> > - * - Statistical profiler (MDCR_EL2_TPMS/MDCR_EL2_E2PB) >> > * >> > * Additionally, KVM only traps guest accesses to the debug >> registers if >> > * the guest is not actively using them (see the >> KVM_ARM64_DEBUG_DIRTY >> > @@ -111,7 +110,6 @@ void kvm_arm_setup_debug(struct kvm_vcpu >> *vcpu) >> > */ >> > vcpu->arch.mdcr_el2 = __this_cpu_read(mdcr_el2) & >> MDCR_EL2_HPMN_MASK; >> > vcpu->arch.mdcr_el2 |= (MDCR_EL2_TPM | >> > - MDCR_EL2_TPMS | >> >> No. This is an *optional* feature (the guest could not be presented >> with the SPE feature, or the the support simply not be compiled in). >> >> If the guest is not allowed to see the feature, for whichever >> reason, >> the traps *must* be enabled and handled. > > I'll update this (and similar) to trap such registers when we don't > support > SPE in the guest. > > My original concern in the cover letter was in how to prevent the > guest > from attempting to use these registers in the first place - I think > the > solution I was looking for is to trap-and-emulate ID_AA64DFR0_EL1 > such that > the PMSVer bits indicate that SPE is not emulated. That, and active trapping of the SPE system registers resulting in injection of an UNDEF into the offending guest. Thanks, M. -- Jazz is not dead. It just smells funny...