From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4742EC00140 for ; Fri, 12 Aug 2022 03:28:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236956AbiHLD20 (ORCPT ); Thu, 11 Aug 2022 23:28:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57310 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236915AbiHLD2X (ORCPT ); Thu, 11 Aug 2022 23:28:23 -0400 Received: from mail-yb1-xb33.google.com (mail-yb1-xb33.google.com [IPv6:2607:f8b0:4864:20::b33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 205D9A3D55 for ; Thu, 11 Aug 2022 20:28:21 -0700 (PDT) Received: by mail-yb1-xb33.google.com with SMTP id z5so31178227yba.3 for ; Thu, 11 Aug 2022 20:28:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=brainfault-org.20210112.gappssmtp.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc; bh=5txKBL9+M/Zh/dEDyh3BLW8jRi75RWSJvozBNKtl85E=; b=069qPl4HFPR0BVUbNN8/t9ULIjKgDGN+8+CIKeDRlyn4Z+0BQMeAv8HLyr2A7uIRMb DTYyFkBXttWNlERDv0W8QMV1+bSExeumK9pdf0jHiZfbRynKQnBG9s0d7RlLJHd9aiRe V7KvazQurjutLxWB47wmRBBwJKc8RKAAWu7TOFfuTkT/VVs4ZyDqETACThuIqDowB6+u OuwKcHBEpO1RhREZmY/f8xagDfdIZ2XjI2CXXbGDavFNvDT0QZxexWLjp40toZ0GM99l VbaSvjoN6AzQn3P/HPXVwIFSAqMjXpDn9L85C+ak1vBLfpizvif3CJnbj7jMP78cxK2N hhTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc; bh=5txKBL9+M/Zh/dEDyh3BLW8jRi75RWSJvozBNKtl85E=; b=kCGjx+RIHzY4XXrGt5ajIN41LddLgecvJ97nsZGi82z7DYiHM96SN4qDM8QdMuyK40 twllCCOGyRTBwaTRUSRU4u45+nj1I+5Nx6C4JW9OLOrou+540nmgqm1lwUlxlRaMhBAU 5xVFxEJ7Lk2t2iDDoXGyrWRWY/myUl9E0mpcQOaKYxBeZgKvSuGzhevIBZRE74/vAgkn WgxEJKA2Mo2k/1zxqUcvzDsomG0HYYdqOh78VcXpdNo4dw4FotxU4iMeTLNzm0WP59Su pB3di7P1f7x60PoGeP/CpeM56LYBAXk2Mm5e/T6Qklb0HSoiSLXlaPGCro/MgUQw0uFX /T3g== X-Gm-Message-State: ACgBeo0qYsmj6ES+6VqnMy2j8SZfl7CwJdz4CgUQD8vkNMk2d4zPm5mq 6Vjo5NWiXa29CDI7FLPseys0hrwfp2m5MviivInNeg== X-Google-Smtp-Source: AA6agR4o4Q1raUDav8FjGV2/LTFTH8wCa9D0izlQi+GGHZVaPYYuLtkY9Pi5KQaJP1cxq2efa3eXLJ3HQqEv4F5kcsA= X-Received: by 2002:a5b:b49:0:b0:67c:cf0:4565 with SMTP id b9-20020a5b0b49000000b0067c0cf04565mr1934978ybr.442.1660274900107; Thu, 11 Aug 2022 20:28:20 -0700 (PDT) MIME-Version: 1.0 References: In-Reply-To: From: Anup Patel Date: Fri, 12 Aug 2022 08:58:08 +0530 Message-ID: Subject: Re: [PATCH v7 0/4] Add Sstc extension support To: Palmer Dabbelt Cc: Atish Patra , linux-kernel@vger.kernel.org, aou@eecs.berkeley.edu, atishp@atishpatra.org, daniel.lezcano@linaro.org, guoren@kernel.org, heiko@sntech.de, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org, linux-riscv@lists.infradead.org, pbonzini@redhat.com, Paul Walmsley , robh@kernel.org, tglx@linutronix.de, research_trasio@irq.a4lg.com, wefu@redhat.com Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org Hi Palmer, On Fri, Aug 12, 2022 at 3:19 AM Palmer Dabbelt wrote: > > On Fri, 22 Jul 2022 21:47:06 PDT (-0700), anup@brainfault.org wrote: > > Hi Palmer, > > > > On Fri, Jul 22, 2022 at 10:20 PM Atish Patra wrote: > >> > >> This series implements Sstc extension support which was ratified recently. > >> Before the Sstc extension, an SBI call is necessary to generate timer > >> interrupts as only M-mode have access to the timecompare registers. Thus, > >> there is significant latency to generate timer interrupts at kernel. > >> For virtualized enviornments, its even worse as the KVM handles the SBI call > >> and uses a software timer to emulate the timecomapre register. > >> > >> Sstc extension solves both these problems by defining a stimecmp/vstimecmp > >> at supervisor (host/guest) level. It allows kernel to program a timer and > >> recieve interrupt without supervisor execution enviornment (M-mode/HS mode) > >> intervention. > >> > >> KVM directly updates the vstimecmp as well if the guest kernel invokes the SBI > >> call instead of updating stimecmp directly. This is required because KVM will > >> enable sstc extension if the hardware supports it unless the VMM explicitly > >> disables it for that guest. The hardware is expected to compare the > >> vstimecmp at every cycle if sstc is enabled and any stale value in vstimecmp > >> will lead to spurious timer interrupts. This also helps maintaining the > >> backward compatibility with older kernels. > >> > >> Similary, the M-mode firmware(OpenSBI) uses stimecmp for older kernel > >> without sstc support as STIP bit in mip is read only for hardware with sstc. > >> > >> The PATCH 1 & 2 enables the basic infrastructure around Sstc extension while > >> PATCH 3 lets kernel use the Sstc extension if it is available in hardware. > >> PATCH 4 implements the Sstc extension in KVM. > >> > >> This series has been tested on Qemu(RV32 & RV64) with additional patches in > >> Qemu[2]. This series can also be found at [3]. > >> > >> Changes from v6->v7: > >> 1. Fixed a compilation error reported by 0-day bot. > >> > >> Changes from v5->v6: > >> 1. Moved SSTC extension enum below SVPBMT. > >> > >> Changes from v4->v5: > >> 1. Added RB tag. > >> 2. Changed the pr-format. > >> 3. Rebased on 5.19-rc7 and kvm-queue. > >> 4. Moved the henvcfg modification from hardware enable to vcpu_load. > >> > >> Changes from v3->v4: > >> 1. Rebased on 5.18-rc6 > >> 2. Unified vstimemp & next_cycles. > >> 3. Addressed comments in PATCH 3 & 4. > >> > >> Changes from v2->v3: > >> 1. Dropped unrelated KVM fixes from this series. > >> 2. Rebased on 5.18-rc3. > >> > >> Changes from v1->v2: > >> 1. Separate the static key from kvm usage > >> 2. Makde the sstc specific static key local to the driver/clocksource > >> 3. Moved the vstimecmp update code to the vcpu_timer > >> 4. Used function pointers instead of static key to invoke vstimecmp vs > >> hrtimer at the run time. This will help in future for migration of vms > >> from/to sstc enabled hardware to non-sstc enabled hardware. > >> 5. Unified the vstimer & timer to 1 timer as only one of them will be used > >> at runtime. > >> > >> [1] https://drive.google.com/file/d/1m84Re2yK8m_vbW7TspvevCDR82MOBaSX/view > >> [2] https://github.com/atishp04/qemu/tree/sstc_v6 > >> [3] https://github.com/atishp04/linux/tree/sstc_v7 > >> > >> Atish Patra (4): > >> RISC-V: Add SSTC extension CSR details > >> RISC-V: Enable sstc extension parsing from DT > >> RISC-V: Prefer sstc extension if available > >> RISC-V: KVM: Support sstc extension > > > > The PATCH4 is dependent on the KVM patches in queue for 5.20. > > > > I suggest you take PATCH1, PATCH2 and PATCH3. I will send > > PATCH4 in second batch/PR for 5.20 assuming you will send the > > first three patches in your first PR for 5.20 > > > > Does this sound okay to you ? > > Sorry for being slow here, I just merged the non-KVM ones onto > riscv/for-next. LMK if you want me to try and sort out the KVM bits, > the branch base is at palmer/riscv-sstc assuming that's easier for you > to just merge in locally. The KVM RISC-V changes for 5.20 are already merged in Linus's master so please go ahead and merge the KVM Sstc patch (i.e. PATCH4 of this series) in riscv/for-next with "Acked-by: Anup Patel " Thanks, Anup > > > > > Regards, > > Anup > > > >> > >> arch/riscv/include/asm/csr.h | 5 + > >> arch/riscv/include/asm/hwcap.h | 1 + > >> arch/riscv/include/asm/kvm_vcpu_timer.h | 7 ++ > >> arch/riscv/include/uapi/asm/kvm.h | 1 + > >> arch/riscv/kernel/cpu.c | 1 + > >> arch/riscv/kernel/cpufeature.c | 1 + > >> arch/riscv/kvm/vcpu.c | 8 +- > >> arch/riscv/kvm/vcpu_timer.c | 144 +++++++++++++++++++++++- > >> drivers/clocksource/timer-riscv.c | 25 +++- > >> 9 files changed, 185 insertions(+), 8 deletions(-) > >> > >> -- > >> 2.25.1 > >>