From: Sean Christopherson <seanjc@google.com>
To: Reiji Watanabe <reijiw@google.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>,
Vitaly Kuznetsov <vkuznets@redhat.com>,
Wanpeng Li <wanpengli@tencent.com>,
Jim Mattson <jmattson@google.com>, Joerg Roedel <joro@8bytes.org>,
kvm@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v3 3/4] KVM: x86: Tie Intel and AMD behavior for MSR_TSC_AUX to guest CPU model
Date: Mon, 26 Apr 2021 19:38:37 +0000 [thread overview]
Message-ID: <YIcWvcneHWA9OPxv@google.com> (raw)
In-Reply-To: <CAAeT=FxhkRhwysd4mQa=iqEaje7R5nHew8ougtoyDEhL2sYxGA@mail.gmail.com>
On Sat, Apr 24, 2021, Reiji Watanabe wrote:
> > --- a/arch/x86/kvm/x86.c
> > +++ b/arch/x86/kvm/x86.c
> > @@ -1610,6 +1610,29 @@ static int __kvm_set_msr(struct kvm_vcpu *vcpu, u32 index, u64 data,
> > * invokes 64-bit SYSENTER.
> > */
> > data = get_canonical(data, vcpu_virt_addr_bits(vcpu));
> > + break;
> > + case MSR_TSC_AUX:
> > + if (!kvm_cpu_cap_has(X86_FEATURE_RDTSCP))
> > + return 1;
> > +
> > + if (!host_initiated &&
> > + !guest_cpuid_has(vcpu, X86_FEATURE_RDTSCP))
> > + return 1;
> > +
> > + /*
> > + * Per Intel's SDM, bits 63:32 are reserved, but AMD's APM has
> > + * incomplete and conflicting architectural behavior. Current
> > + * AMD CPUs completely ignore bits 63:32, i.e. they aren't
> > + * reserved and always read as zeros. Enforce Intel's reserved
> > + * bits check if and only if the guest CPU is Intel, and clear
> > + * the bits in all other cases. This ensures cross-vendor
> > + * migration will provide consistent behavior for the guest.
> > + */
> > + if (guest_cpuid_is_intel(vcpu) && (data >> 32) != 0)
> > + return 1;
> > +
> > + data = (u32)data;
> > + break;
> > }
> >
> > msr.data = data;
> > @@ -1646,6 +1669,17 @@ int __kvm_get_msr(struct kvm_vcpu *vcpu, u32 index, u64 *data,
> > if (!host_initiated && !kvm_msr_allowed(vcpu, index, KVM_MSR_FILTER_READ))
> > return KVM_MSR_RET_FILTERED;
> >
> > + switch (index) {
> > + case MSR_TSC_AUX:
> > + if (!kvm_cpu_cap_has(X86_FEATURE_RDTSCP))
> > + return 1;
> > +
> > + if (!host_initiated &&
> > + !guest_cpuid_has(vcpu, X86_FEATURE_RDTSCP))
> > + return 1;
>
>
> It looks Table 2-2 of the Intel SDM Vol4 (April 2021) says
> TSC_AUX is supported:
>
> If CPUID.80000001H:EDX[27] = 1 or CPUID.(EAX=7,ECX=0):ECX[22] = 1
>
> Should we also check X86_FEATURE_RDPID before returning 1
> due to no RDTSCP support ?
Yep. VMX should also clear RDPID if the ENABLE_RDTSCP control isn't supported.
That bug isn't fatal because KVM emulates RDPID on #UD, but it would be a
notieable performance hit for the guest.
There is also a kernel bug lurking; vgetcpu_cpu_init() doesn't check
X86_FEATURE_RDPID and will fail to initialize MSR_TSC_AUX if RDPID is supported
but RDTSCP is not, and __getcpu() uses RDPID. I'll verify that's broken and
send a patch for that one too.
> There doesn't seem to be a similar description in the APM though.
AMD also documents this in Appendix E:
CPUID Fn0000_0007_EBX_x0 Structured Extended Feature Identifiers (ECX=0)
Bits Field Name
...
22 RDPID RDPID instruction and TSC_AUX MSR support.
next prev parent reply other threads:[~2021-04-26 19:38 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-04-23 22:34 [PATCH v3 0/4] KVM: x86: MSR_TSC_AUX fixes and improvements Sean Christopherson
2021-04-23 22:34 ` [PATCH v3 1/4] KVM: SVM: Inject #GP on guest MSR_TSC_AUX accesses if RDTSCP unsupported Sean Christopherson
2021-04-26 8:49 ` Vitaly Kuznetsov
2021-04-23 22:34 ` [PATCH v3 2/4] KVM: SVM: Clear MSR_TSC_AUX[63:32] on write Sean Christopherson
2021-04-26 8:57 ` Vitaly Kuznetsov
2021-04-26 19:18 ` Sean Christopherson
2021-04-26 19:44 ` Sean Christopherson
2021-04-23 22:34 ` [PATCH v3 3/4] KVM: x86: Tie Intel and AMD behavior for MSR_TSC_AUX to guest CPU model Sean Christopherson
2021-04-24 7:19 ` Reiji Watanabe
2021-04-26 19:38 ` Sean Christopherson [this message]
2021-04-27 4:42 ` Reiji Watanabe
2021-04-27 21:58 ` Sean Christopherson
2021-04-23 22:34 ` [PATCH v3 4/4] KVM: SVM: Delay restoration of host MSR_TSC_AUX until return to userspace Sean Christopherson
2021-04-26 9:26 ` [PATCH v3 0/4] KVM: x86: MSR_TSC_AUX fixes and improvements Paolo Bonzini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YIcWvcneHWA9OPxv@google.com \
--to=seanjc@google.com \
--cc=jmattson@google.com \
--cc=joro@8bytes.org \
--cc=kvm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=pbonzini@redhat.com \
--cc=reijiw@google.com \
--cc=vkuznets@redhat.com \
--cc=wanpengli@tencent.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).