From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-23.3 required=3.0 tests=BAYES_00,DKIMWL_WL_MED, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, USER_IN_DEF_DKIM_WL autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C450AC432BE for ; Wed, 1 Sep 2021 21:28:34 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id A1F6F60FDC for ; Wed, 1 Sep 2021 21:28:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344734AbhIAV3a (ORCPT ); Wed, 1 Sep 2021 17:29:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43230 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344705AbhIAV3a (ORCPT ); Wed, 1 Sep 2021 17:29:30 -0400 Received: from mail-il1-x131.google.com (mail-il1-x131.google.com [IPv6:2607:f8b0:4864:20::131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 04CC9C061757 for ; Wed, 1 Sep 2021 14:28:33 -0700 (PDT) Received: by mail-il1-x131.google.com with SMTP id b4so709446ilr.11 for ; Wed, 01 Sep 2021 14:28:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=3+fQjcpnHNJkqOcBZgMNk/OB4ownjP+XnDHYqaehO9M=; b=B7N1+QDUbmAfLhhac7/CGzREYbLmaoWc2UO3Uwmy+f8N/Tf61TlXo0vB1T3IdPludk wssgaP7caejDQvt9MIh2u18lv5UelfS+beMnCiaRISTiUV/mDFka9UC/Z+oEXM3LmahT Kl3e8+8LI7SDihRD8M47czPSScJ3e7pDYvJFqmuFsaZy8vherdtKtNnBydHONNsAr93U H5PtAQieR0RlLOSVqno4mYeT2S/Ew9TdOTO6pXS/MIdqt2tSaBtsO/L7TQ5r8QeItLZa iN2aw+Ib2M8/mMMqv3UG6CyVgvLC3eFZrLDf7dNPxP/Uk5lkpr9HMp9w2dWC5MSErVgX p71Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=3+fQjcpnHNJkqOcBZgMNk/OB4ownjP+XnDHYqaehO9M=; b=rSbIuOb/IViKVbRf6fho01bZapJNXjg9c4o4KV0BQrus6vJbMhxJIKzrvGm57y0TmH 83AAxZz1FXcG0neQppP6miqjHtEi9pTNOzuh6WDYORhoovncvM5w6ZN90OgzPTzuGaHT VwoG28XBJyiB2NPC0z+9rvib7qEF0Z+BArQH0rdNpDp+fGZr/RbRkD9Tiw0wt0XKQFmR Rn2al/F0jabOUIfz29Mn7H4V0ygnxRcCxWLaQfYFq2chzsaIJM/bzVJljdylM5Xck9el 9K3IrVaz/HQl2erjFe7LloosdH/4NnyGWWiJXt+1suJ/ND/sKKEjDh+Go4p19Qxc4bAP yR6A== X-Gm-Message-State: AOAM5311J4Db5v2HiJLPh3D1YCohbo6O8L//vWVHKgFyiGsMYsPuN8AB Jv20Do52dw/dtDC4MCRbGwvOPQ== X-Google-Smtp-Source: ABdhPJwcjOd7yA5KEboXCvNkf3GIALGCyQJLoG6CXjyw8BUk2rI03Z+9XHa7gQw/Jp1e1Rt2HSPjcA== X-Received: by 2002:a92:8747:: with SMTP id d7mr1084202ilm.173.1630531712121; Wed, 01 Sep 2021 14:28:32 -0700 (PDT) Received: from google.com (194.225.68.34.bc.googleusercontent.com. [34.68.225.194]) by smtp.gmail.com with ESMTPSA id 7sm425362ilx.16.2021.09.01.14.28.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Sep 2021 14:28:31 -0700 (PDT) Date: Wed, 1 Sep 2021 21:28:28 +0000 From: Oliver Upton To: Raghavendra Rao Ananta Cc: Paolo Bonzini , Marc Zyngier , James Morse , Alexandru Elisei , Suzuki K Poulose , Catalin Marinas , Will Deacon , Peter Shier , Ricardo Koller , Reiji Watanabe , Jing Zhang , linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, linux-kernel@vger.kernel.org, kvm@vger.kernel.org Subject: Re: [PATCH v3 02/12] KVM: arm64: selftests: Add write_sysreg_s and read_sysreg_s Message-ID: References: <20210901211412.4171835-1-rananta@google.com> <20210901211412.4171835-3-rananta@google.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210901211412.4171835-3-rananta@google.com> Precedence: bulk List-ID: X-Mailing-List: kvm@vger.kernel.org On Wed, Sep 01, 2021 at 09:14:02PM +0000, Raghavendra Rao Ananta wrote: > For register names that are unsupported by the assembler or the ones > without architectural names, add the macros write_sysreg_s and > read_sysreg_s to support them. > > The functionality is derived from kvm-unit-tests and kernel's > arch/arm64/include/asm/sysreg.h. > > Signed-off-by: Raghavendra Rao Ananta Would it be possible to just include ? See tools/arch/arm64/include/asm/sysreg.h > --- > .../selftests/kvm/include/aarch64/processor.h | 61 +++++++++++++++++++ > 1 file changed, 61 insertions(+) > > diff --git a/tools/testing/selftests/kvm/include/aarch64/processor.h b/tools/testing/selftests/kvm/include/aarch64/processor.h > index 3cbaf5c1e26b..082cc97ad8d3 100644 > --- a/tools/testing/selftests/kvm/include/aarch64/processor.h > +++ b/tools/testing/selftests/kvm/include/aarch64/processor.h > @@ -118,6 +118,67 @@ void vm_install_exception_handler(struct kvm_vm *vm, > void vm_install_sync_handler(struct kvm_vm *vm, > int vector, int ec, handler_fn handler); > > +/* > + * ARMv8 ARM reserves the following encoding for system registers: > + * (Ref: ARMv8 ARM, Section: "System instruction class encoding overview", > + * C5.2, version:ARM DDI 0487A.f) > + * [20-19] : Op0 > + * [18-16] : Op1 > + * [15-12] : CRn > + * [11-8] : CRm > + * [7-5] : Op2 > + */ > +#define Op0_shift 19 > +#define Op0_mask 0x3 > +#define Op1_shift 16 > +#define Op1_mask 0x7 > +#define CRn_shift 12 > +#define CRn_mask 0xf > +#define CRm_shift 8 > +#define CRm_mask 0xf > +#define Op2_shift 5 > +#define Op2_mask 0x7 > + > +/* > + * When accessed from guests, the ARM64_SYS_REG() doesn't work since it > + * generates a different encoding for additional KVM processing, and is > + * only suitable for userspace to access the register via ioctls. > + * Hence, define a 'pure' sys_reg() here to generate the encodings as per spec. > + */ > +#define sys_reg(op0, op1, crn, crm, op2) \ > + (((op0) << Op0_shift) | ((op1) << Op1_shift) | \ > + ((crn) << CRn_shift) | ((crm) << CRm_shift) | \ > + ((op2) << Op2_shift)) > + > +asm( > +" .irp num,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30\n" > +" .equ .L__reg_num_x\\num, \\num\n" > +" .endr\n" > +" .equ .L__reg_num_xzr, 31\n" > +"\n" > +" .macro mrs_s, rt, sreg\n" > +" .inst 0xd5200000|(\\sreg)|(.L__reg_num_\\rt)\n" > +" .endm\n" > +"\n" > +" .macro msr_s, sreg, rt\n" > +" .inst 0xd5000000|(\\sreg)|(.L__reg_num_\\rt)\n" > +" .endm\n" > +); > + > +/* > + * read_sysreg_s() and write_sysreg_s()'s 'reg' has to be encoded via sys_reg() > + */ > +#define read_sysreg_s(reg) ({ \ > + u64 __val; \ > + asm volatile("mrs_s %0, "__stringify(reg) : "=r" (__val)); \ > + __val; \ > +}) > + > +#define write_sysreg_s(reg, val) do { \ > + u64 __val = (u64)val; \ > + asm volatile("msr_s "__stringify(reg) ", %x0" : : "rZ" (__val));\ > +} while (0) > + > #define write_sysreg(reg, val) \ > ({ \ > u64 __val = (u64)(val); \ > -- > 2.33.0.153.gba50c8fa24-goog >