From: chunyan.zhang@spreadtrum.com (Chunyan Zhang)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH V7 06/12] clk: sprd: add composite clock support
Date: Thu, 7 Dec 2017 20:57:09 +0800 [thread overview]
Message-ID: <20171207125715.16160-7-chunyan.zhang@spreadtrum.com> (raw)
In-Reply-To: <20171207125715.16160-1-chunyan.zhang@spreadtrum.com>
This patch introduced composite driver for Spreadtrum's SoCs. The
functions of this composite clock simply consist of divider and
mux clocks.
Signed-off-by: Chunyan Zhang <chunyan.zhang@spreadtrum.com>
---
drivers/clk/sprd/Makefile | 1 +
drivers/clk/sprd/composite.c | 60 ++++++++++++++++++++++++++++++++++++++++++++
drivers/clk/sprd/composite.h | 51 +++++++++++++++++++++++++++++++++++++
3 files changed, 112 insertions(+)
create mode 100644 drivers/clk/sprd/composite.c
create mode 100644 drivers/clk/sprd/composite.h
diff --git a/drivers/clk/sprd/Makefile b/drivers/clk/sprd/Makefile
index 80e6039..2262e76 100644
--- a/drivers/clk/sprd/Makefile
+++ b/drivers/clk/sprd/Makefile
@@ -4,3 +4,4 @@ clk-sprd-y += common.o
clk-sprd-y += gate.o
clk-sprd-y += mux.o
clk-sprd-y += div.o
+clk-sprd-y += composite.o
diff --git a/drivers/clk/sprd/composite.c b/drivers/clk/sprd/composite.c
new file mode 100644
index 0000000..ebb6448
--- /dev/null
+++ b/drivers/clk/sprd/composite.c
@@ -0,0 +1,60 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Spreadtrum composite clock driver
+//
+// Copyright (C) 2017 Spreadtrum, Inc.
+// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>
+
+#include <linux/clk-provider.h>
+
+#include "composite.h"
+
+static long sprd_comp_round_rate(struct clk_hw *hw, unsigned long rate,
+ unsigned long *parent_rate)
+{
+ struct sprd_comp *cc = hw_to_sprd_comp(hw);
+
+ return sprd_div_helper_round_rate(&cc->common, &cc->div,
+ rate, parent_rate);
+}
+
+static unsigned long sprd_comp_recalc_rate(struct clk_hw *hw,
+ unsigned long parent_rate)
+{
+ struct sprd_comp *cc = hw_to_sprd_comp(hw);
+
+ return sprd_div_helper_recalc_rate(&cc->common, &cc->div, parent_rate);
+}
+
+static int sprd_comp_set_rate(struct clk_hw *hw, unsigned long rate,
+ unsigned long parent_rate)
+{
+ struct sprd_comp *cc = hw_to_sprd_comp(hw);
+
+ return sprd_div_helper_set_rate(&cc->common, &cc->div,
+ rate, parent_rate);
+}
+
+static u8 sprd_comp_get_parent(struct clk_hw *hw)
+{
+ struct sprd_comp *cc = hw_to_sprd_comp(hw);
+
+ return sprd_mux_helper_get_parent(&cc->common, &cc->mux);
+}
+
+static int sprd_comp_set_parent(struct clk_hw *hw, u8 index)
+{
+ struct sprd_comp *cc = hw_to_sprd_comp(hw);
+
+ return sprd_mux_helper_set_parent(&cc->common, &cc->mux, index);
+}
+
+const struct clk_ops sprd_comp_ops = {
+ .get_parent = sprd_comp_get_parent,
+ .set_parent = sprd_comp_set_parent,
+
+ .round_rate = sprd_comp_round_rate,
+ .recalc_rate = sprd_comp_recalc_rate,
+ .set_rate = sprd_comp_set_rate,
+};
+EXPORT_SYMBOL_GPL(sprd_comp_ops);
diff --git a/drivers/clk/sprd/composite.h b/drivers/clk/sprd/composite.h
new file mode 100644
index 0000000..0984e9e
--- /dev/null
+++ b/drivers/clk/sprd/composite.h
@@ -0,0 +1,51 @@
+// SPDX-License-Identifier: GPL-2.0
+//
+// Spreadtrum composite clock driver
+//
+// Copyright (C) 2017 Spreadtrum, Inc.
+// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>
+
+#ifndef _SPRD_COMPOSITE_H_
+#define _SPRD_COMPOSITE_H_
+
+#include "common.h"
+#include "mux.h"
+#include "div.h"
+
+struct sprd_comp {
+ struct sprd_mux_ssel mux;
+ struct sprd_div_internal div;
+ struct sprd_clk_common common;
+};
+
+#define SPRD_COMP_CLK_TABLE(_struct, _name, _parent, _reg, _table, \
+ _mshift, _mwidth, _dshift, _dwidth, _flags) \
+ struct sprd_comp _struct = { \
+ .mux = _SPRD_MUX_CLK(_mshift, _mwidth, _table), \
+ .div = _SPRD_DIV_CLK(_dshift, _dwidth), \
+ .common = { \
+ .regmap = NULL, \
+ .reg = _reg, \
+ .hw.init = CLK_HW_INIT_PARENTS(_name, \
+ _parent, \
+ &sprd_comp_ops, \
+ _flags), \
+ } \
+ }
+
+#define SPRD_COMP_CLK(_struct, _name, _parent, _reg, _mshift, \
+ _mwidth, _dshift, _dwidth, _flags) \
+ SPRD_COMP_CLK_TABLE(_struct, _name, _parent, _reg, \
+ NULL, _mshift, _mwidth, \
+ _dshift, _dwidth, _flags)
+
+static inline struct sprd_comp *hw_to_sprd_comp(const struct clk_hw *hw)
+{
+ struct sprd_clk_common *common = hw_to_sprd_clk_common(hw);
+
+ return container_of(common, struct sprd_comp, common);
+}
+
+extern const struct clk_ops sprd_comp_ops;
+
+#endif /* _SPRD_COMPOSITE_H_ */
--
2.7.4
next prev parent reply other threads:[~2017-12-07 12:57 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-12-07 12:57 [PATCH V7 00/12] add clock driver for Spreadtrum platforms Chunyan Zhang
2017-12-07 12:57 ` [PATCH V7 01/12] drivers: move clock common macros out from vendor directories Chunyan Zhang
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 02/12] clk: sprd: Add common infrastructure Chunyan Zhang
2017-12-07 13:25 ` Philippe Ombredanne
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 03/12] clk: sprd: add gate clock support Chunyan Zhang
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 04/12] clk: sprd: add mux " Chunyan Zhang
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 05/12] clk: sprd: add divider " Chunyan Zhang
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` Chunyan Zhang [this message]
2017-12-21 23:02 ` [PATCH V7 06/12] clk: sprd: add composite " Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 07/12] clk: sprd: add adjustable pll support Chunyan Zhang
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 08/12] dt-bindings: Add Spreadtrum clock binding documentation Chunyan Zhang
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 09/12] clk: sprd: Add dt-bindings include file for SC9860 Chunyan Zhang
2017-12-21 23:02 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 10/12] clk: sprd: add clocks support " Chunyan Zhang
2017-12-21 23:03 ` Stephen Boyd
2017-12-07 12:57 ` [PATCH V7 11/12] arm64: dts: add syscon for whale2 platform Chunyan Zhang
2017-12-21 23:03 ` Stephen Boyd
2017-12-22 5:30 ` Chunyan Zhang
2018-01-04 16:51 ` Arnd Bergmann
2017-12-07 12:57 ` [PATCH V7 12/12] arm64: dts: add clocks for SC9860 Chunyan Zhang
2017-12-22 5:31 ` Chunyan Zhang
2018-01-04 21:34 ` Arnd Bergmann
2018-01-04 23:01 ` Arnd Bergmann
2018-01-05 5:27 ` Chunyan Zhang
2017-12-18 9:46 ` [PATCH V7 00/12] add clock driver for Spreadtrum platforms Chunyan Zhang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171207125715.16160-7-chunyan.zhang@spreadtrum.com \
--to=chunyan.zhang@spreadtrum.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).