From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.0 required=3.0 tests=DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED,DKIM_VALID,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CB712C48BE1 for ; Thu, 20 Jun 2019 10:55:38 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 98E2C2075E for ; Thu, 20 Jun 2019 10:55:38 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="dzw7ZKL/"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cX4XZ66u" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 98E2C2075E Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender:Content-Type:Cc: List-Subscribe:List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id: In-Reply-To:MIME-Version:References:Message-ID:Subject:To:From:Date:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=EwbFUNYRYxAXdxhVNdcI789pRRh0ZBEmv65nfZQ+5f0=; b=dzw7ZKL/536B965a+60M5zBhQ glwHQKlHt26Brt2KeCx3pUnYS4HJ7rQeL2I5IpzXz0i3dDzZ74zwghuiD6G+d10RDPHRV37ea+Wwc tdsK9GgkuwFScVKI5y+dudG8SL7Lgjcby/62IX4mYhCbEmhaKrF85XwtxhjoFmEq0jhOPBJVYamZq fwBMPTyNeb3+rCc7NGv0NE1pMmfUzVOczs2K5SDyjwp1qQGJjXG0wFlOzbQGqvLoXVagKQkxwIa8X v+VdA+U+YUsXClmpp8pE5+7NCLJC6Sq8HHu8vZeD4IKeKETS2cSOVcQJsiFEFSgcp+MeaSMvDUSEL 41rH3CvQA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1hduj7-0008P4-Vv; Thu, 20 Jun 2019 10:55:34 +0000 Received: from mail-wr1-x444.google.com ([2a00:1450:4864:20::444]) by bombadil.infradead.org with esmtps (Exim 4.92 #3 (Red Hat Linux)) id 1hduj4-0008Od-Eu for linux-arm-kernel@lists.infradead.org; Thu, 20 Jun 2019 10:55:32 +0000 Received: by mail-wr1-x444.google.com with SMTP id n4so1335650wrs.3 for ; Thu, 20 Jun 2019 03:55:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=kqe9E3+jlognAO6wUNNXZTXhhMAD9nOK8RG9T+jeHBk=; b=cX4XZ66uaU5zznshkg+T0qt1o2BVCeFzU1maJ0wF2K+pmad4rfWSNDAa7cV4mCLIoT IYcio5Xb7b8xk/6K/qgtZdIZpkocxI5unHxHtQBRWYPoTFT3d0HfGjBsMML+cZDxOlTp O3DiWZKzsO+MZkHHsDdCVQiByqC7MSyHatuaFCk1K1+UPg8MsoAHZDDemr1T2qi13xqh 2XSGIcPpRIejhHuPzPYlwsKkWeS3B1PlmI9bQ4/FtAUkRM8dNM5gFQh92ttj8c4DiroM THknTAlsnWC/SvynxvYny3wZZ6nFbOAVWbv6U4jHKf+K9rpx4/rthojCAsXhzmhQ0Wrk XnaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=kqe9E3+jlognAO6wUNNXZTXhhMAD9nOK8RG9T+jeHBk=; b=bvnlyMu5SP2n1smfuVDiKLEK3dlzz81Slzzp/V1qjNuBau2B9q402QvVaL66Uy905k ORF/O74JDDUTBd6zMZXEnGtfSYq0DHoDMmr6wn+bj3q04qKcDLoMNtO9d+DGuXFotLfR OkqIF8mzxU4mW8P5mBVZnOvVEgdhWf/vVB2utIOzfqyeKl7BMbMMOVk/gnXRJ7MIJ6G2 nE2bqBKdLp+KZji+CP4uiUP+LwXEzImbYAJS8c9WMqxgrqScMabSI2jeEbqEgcMiLbDB bsxeTShvtuRDKJbxYdd+oLRJfknqi8ueO2m6MCOP4CwQnmdxgNPHU4wOMBXhEdbdwYiN iPjQ== X-Gm-Message-State: APjAAAU5mj0HLLsreJKK9rDrajQ01rgk0+ODABrJHoxgy5Aib+whlAdo 4ykNi9/aQQxOJ3RqZOWWt9g= X-Google-Smtp-Source: APXvYqx8kZIjomeCz504MIjjvici2144egj/BM64OCZ91s1ZZRslW819o3cXd+7fwTcr6rug3OxScg== X-Received: by 2002:adf:ee03:: with SMTP id y3mr13171516wrn.128.1561028128102; Thu, 20 Jun 2019 03:55:28 -0700 (PDT) Received: from localhost (p2E5BEF36.dip0.t-ipconnect.de. [46.91.239.54]) by smtp.gmail.com with ESMTPSA id i128sm1488520wmi.16.2019.06.20.03.55.26 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Thu, 20 Jun 2019 03:55:27 -0700 (PDT) Date: Thu, 20 Jun 2019 12:55:25 +0200 From: Thierry Reding To: Vidya Sagar Subject: Re: [PATCH V10 11/15] arm64: tegra: Add P2U and PCIe controller nodes to Tegra194 DT Message-ID: <20190620105525.GA15892@ulmo> References: <20190612095339.20118-1-vidyas@nvidia.com> <20190612095339.20118-12-vidyas@nvidia.com> MIME-Version: 1.0 In-Reply-To: <20190612095339.20118-12-vidyas@nvidia.com> User-Agent: Mutt/1.11.4 (2019-03-13) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190620_035530_536772_B34617A8 X-CRM114-Status: GOOD ( 16.28 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, lorenzo.pieralisi@arm.com, mperttunen@nvidia.com, mmaddireddy@nvidia.com, linux-pci@vger.kernel.org, catalin.marinas@arm.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, kthota@nvidia.com, kishon@ti.com, linux-tegra@vger.kernel.org, robh+dt@kernel.org, gustavo.pimentel@synopsys.com, jingoohan1@gmail.com, bhelgaas@google.com, digetx@gmail.com, jonathanh@nvidia.com, linux-arm-kernel@lists.infradead.org, sagar.tv@gmail.com Content-Type: multipart/mixed; boundary="===============6278698894795084505==" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org --===============6278698894795084505== Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="+QahgC5+KEYLbs62" Content-Disposition: inline --+QahgC5+KEYLbs62 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Wed, Jun 12, 2019 at 03:23:35PM +0530, Vidya Sagar wrote: > Add P2U (PIPE to UPHY) and PCIe controller nodes to device tree. > The Tegra194 SoC contains six PCIe controllers and twenty P2U instances > grouped into two different PHY bricks namely High-Speed IO (HSIO-12 P2Us) > and NVIDIA High Speed (NVHS-8 P2Us) respectively. >=20 > Signed-off-by: Vidya Sagar > --- > Changes since [v9]: > * None >=20 > Changes since [v8]: > * None >=20 > Changes since [v7]: > * Replaced 'core_apb' with 'apb' in reset names > * Used macros instead of hardcoded numbers in 'interrupt-map' property > * Aligned 'ranges' entries >=20 > Changes since [v6]: > * Removed properties "nvidia,disable-aspm-states" & "nvidia,controller-id= ". > * Modified property "nvidia,bpmp" to include controller-id as well. >=20 > Changes since [v5]: > * Changes 'p2u@xxxxxxxx' to 'phy@xxxxxxxx' > * Arranged all PCIe nodes in the order of their addresses >=20 > Changes since [v4]: > * None >=20 > Changes since [v3]: > * None >=20 > Changes since [v2]: > * Included 'hsio' or 'nvhs' in P2U node's label names to reflect which br= ick > they belong to > * Removed leading zeros in unit address >=20 > Changes since [v1]: > * Flattened all P2U nodes by removing 'hsio-p2u' and 'nvhs-p2u' super nod= es > * Changed P2U nodes compatible string from 'nvidia,tegra194-phy-p2u' to '= nvidia,tegra194-p2u' > * Changed reg-name from 'base' to 'ctl' > * Updated all PCIe nodes according to the changes made to DT documentatio= n file >=20 > arch/arm64/boot/dts/nvidia/tegra194.dtsi | 437 +++++++++++++++++++++++ > 1 file changed, 437 insertions(+) Applied to for-5.3/arm64/dt, thanks. I did end up sorting the new nodes differently so that they are ordered according to the general rules (sort by unit-address, then alphabetically). That's slightly complicated by the fact that the PCI controllers have registers that seem to be right in the middle of the host1x aperture, so I had to bend the rules a little. Thierry > diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/d= ts/nvidia/tegra194.dtsi > index c77ca211fa8f..feba034f26f0 100644 > --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi > +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi > @@ -884,6 +884,166 @@ > nvidia,interface =3D <3>; > }; > }; > + > + p2u_hsio_0: phy@3e10000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e10000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_1: phy@3e20000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e20000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_2: phy@3e30000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e30000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_3: phy@3e40000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e40000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_4: phy@3e50000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e50000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_5: phy@3e60000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e60000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_6: phy@3e70000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e70000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_7: phy@3e80000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e80000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_8: phy@3e90000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03e90000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_9: phy@3ea0000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03ea0000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_0: phy@3eb0000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03eb0000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_1: phy@3ec0000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03ec0000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_2: phy@3ed0000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03ed0000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_3: phy@3ee0000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03ee0000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_4: phy@3ef0000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03ef0000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_5: phy@3f00000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03f00000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_6: phy@3f10000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03f10000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_nvhs_7: phy@3f20000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03f20000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_10: phy@3f30000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03f30000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > + > + p2u_hsio_11: phy@3f40000 { > + compatible =3D "nvidia,tegra194-p2u"; > + reg =3D <0x03f40000 0x10000>; > + reg-names =3D "ctl"; > + > + #phy-cells =3D <0>; > + }; > }; > =20 > sysram@40000000 { > @@ -1054,4 +1214,281 @@ > (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; > interrupt-parent =3D <&gic>; > }; > + > + pcie@14100000 { > + compatible =3D "nvidia,tegra194-pcie", "snps,dw-pcie"; > + power-domains =3D <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>; > + reg =3D <0x00 0x14100000 0x0 0x00020000 /* appl registers (128K) = */ > + 0x00 0x30000000 0x0 0x00040000 /* configuration space (256K) = */ > + 0x00 0x30040000 0x0 0x00040000 /* iATU_DMA reg space (256K) = */ > + 0x00 0x30080000 0x0 0x00040000>; /* DBI reg space (256K) = */ > + reg-names =3D "appl", "config", "atu_dma", "dbi"; > + > + status =3D "disabled"; > + > + #address-cells =3D <3>; > + #size-cells =3D <2>; > + device_type =3D "pci"; > + num-lanes =3D <1>; > + num-viewport =3D <8>; > + linux,pci-domain =3D <1>; > + > + clocks =3D <&bpmp TEGRA194_CLK_PEX0_CORE_1>; > + clock-names =3D "core"; > + > + resets =3D <&bpmp TEGRA194_RESET_PEX0_CORE_1_APB>, > + <&bpmp TEGRA194_RESET_PEX0_CORE_1>; > + reset-names =3D "apb", "core"; > + > + interrupts =3D , /* controller interru= pt */ > + ; /* MSI interrupt */ > + interrupt-names =3D "intr", "msi"; > + > + #interrupt-cells =3D <1>; > + interrupt-map-mask =3D <0 0 0 0>; > + interrupt-map =3D <0 0 0 0 &gic GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>; > + > + nvidia,bpmp =3D <&bpmp 1>; > + > + supports-clkreq; > + nvidia,aspm-cmrt-us =3D <60>; > + nvidia,aspm-pwr-on-t-us =3D <20>; > + nvidia,aspm-l0s-entrance-latency-us =3D <3>; > + > + bus-range =3D <0x0 0xff>; > + ranges =3D <0x81000000 0x0 0x30100000 0x0 0x30100000 0x0 0x00100000 = /* downstream I/O (1MB) */ > + 0xc2000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* pref= etchable memory (768MB) */ > + 0x82000000 0x0 0x40000000 0x12 0x30000000 0x0 0x10000000>; /* non-= prefetchable memory (256MB) */ > + }; > + > + pcie@14120000 { > + compatible =3D "nvidia,tegra194-pcie", "snps,dw-pcie"; > + power-domains =3D <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>; > + reg =3D <0x00 0x14120000 0x0 0x00020000 /* appl registers (128K) = */ > + 0x00 0x32000000 0x0 0x00040000 /* configuration space (256K) = */ > + 0x00 0x32040000 0x0 0x00040000 /* iATU_DMA reg space (256K) = */ > + 0x00 0x32080000 0x0 0x00040000>; /* DBI reg space (256K) = */ > + reg-names =3D "appl", "config", "atu_dma", "dbi"; > + > + status =3D "disabled"; > + > + #address-cells =3D <3>; > + #size-cells =3D <2>; > + device_type =3D "pci"; > + num-lanes =3D <1>; > + num-viewport =3D <8>; > + linux,pci-domain =3D <2>; > + > + clocks =3D <&bpmp TEGRA194_CLK_PEX0_CORE_2>; > + clock-names =3D "core"; > + > + resets =3D <&bpmp TEGRA194_RESET_PEX0_CORE_2_APB>, > + <&bpmp TEGRA194_RESET_PEX0_CORE_2>; > + reset-names =3D "apb", "core"; > + > + interrupts =3D , /* controller interru= pt */ > + ; /* MSI interrupt */ > + interrupt-names =3D "intr", "msi"; > + > + #interrupt-cells =3D <1>; > + interrupt-map-mask =3D <0 0 0 0>; > + interrupt-map =3D <0 0 0 0 &gic GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>; > + > + nvidia,bpmp =3D <&bpmp 2>; > + > + supports-clkreq; > + nvidia,aspm-cmrt-us =3D <60>; > + nvidia,aspm-pwr-on-t-us =3D <20>; > + nvidia,aspm-l0s-entrance-latency-us =3D <3>; > + > + bus-range =3D <0x0 0xff>; > + ranges =3D <0x81000000 0x0 0x32100000 0x0 0x32100000 0x0 0x00100000 = /* downstream I/O (1MB) */ > + 0xc2000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* pref= etchable memory (768MB) */ > + 0x82000000 0x0 0x40000000 0x12 0x70000000 0x0 0x10000000>; /* non-= prefetchable memory (256MB) */ > + }; > + > + pcie@14140000 { > + compatible =3D "nvidia,tegra194-pcie", "snps,dw-pcie"; > + power-domains =3D <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>; > + reg =3D <0x00 0x14140000 0x0 0x00020000 /* appl registers (128K) = */ > + 0x00 0x34000000 0x0 0x00040000 /* configuration space (256K) = */ > + 0x00 0x34040000 0x0 0x00040000 /* iATU_DMA reg space (256K) = */ > + 0x00 0x34080000 0x0 0x00040000>; /* DBI reg space (256K) = */ > + reg-names =3D "appl", "config", "atu_dma", "dbi"; > + > + status =3D "disabled"; > + > + #address-cells =3D <3>; > + #size-cells =3D <2>; > + device_type =3D "pci"; > + num-lanes =3D <1>; > + num-viewport =3D <8>; > + linux,pci-domain =3D <3>; > + > + clocks =3D <&bpmp TEGRA194_CLK_PEX0_CORE_3>; > + clock-names =3D "core"; > + > + resets =3D <&bpmp TEGRA194_RESET_PEX0_CORE_3_APB>, > + <&bpmp TEGRA194_RESET_PEX0_CORE_3>; > + reset-names =3D "apb", "core"; > + > + interrupts =3D , /* controller interru= pt */ > + ; /* MSI interrupt */ > + interrupt-names =3D "intr", "msi"; > + > + #interrupt-cells =3D <1>; > + interrupt-map-mask =3D <0 0 0 0>; > + interrupt-map =3D <0 0 0 0 &gic GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; > + > + nvidia,bpmp =3D <&bpmp 3>; > + > + supports-clkreq; > + nvidia,aspm-cmrt-us =3D <60>; > + nvidia,aspm-pwr-on-t-us =3D <20>; > + nvidia,aspm-l0s-entrance-latency-us =3D <3>; > + > + bus-range =3D <0x0 0xff>; > + ranges =3D <0x81000000 0x0 0x34100000 0x0 0x34100000 0x0 0x00100000 = /* downstream I/O (1MB) */ > + 0xc2000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* pref= etchable memory (768MB) */ > + 0x82000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x10000000>; /* non-= prefetchable memory (256MB) */ > + }; > + > + pcie@14160000 { > + compatible =3D "nvidia,tegra194-pcie", "snps,dw-pcie"; > + power-domains =3D <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>; > + reg =3D <0x00 0x14160000 0x0 0x00020000 /* appl registers (128K) = */ > + 0x00 0x36000000 0x0 0x00040000 /* configuration space (256K) = */ > + 0x00 0x36040000 0x0 0x00040000 /* iATU_DMA reg space (256K) = */ > + 0x00 0x36080000 0x0 0x00040000>; /* DBI reg space (256K) = */ > + reg-names =3D "appl", "config", "atu_dma", "dbi"; > + > + status =3D "disabled"; > + > + #address-cells =3D <3>; > + #size-cells =3D <2>; > + device_type =3D "pci"; > + num-lanes =3D <4>; > + num-viewport =3D <8>; > + linux,pci-domain =3D <4>; > + > + clocks =3D <&bpmp TEGRA194_CLK_PEX0_CORE_4>; > + clock-names =3D "core"; > + > + resets =3D <&bpmp TEGRA194_RESET_PEX0_CORE_4_APB>, > + <&bpmp TEGRA194_RESET_PEX0_CORE_4>; > + reset-names =3D "apb", "core"; > + > + interrupts =3D , /* controller interru= pt */ > + ; /* MSI interrupt */ > + interrupt-names =3D "intr", "msi"; > + > + #interrupt-cells =3D <1>; > + interrupt-map-mask =3D <0 0 0 0>; > + interrupt-map =3D <0 0 0 0 &gic GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>; > + > + nvidia,bpmp =3D <&bpmp 4>; > + > + supports-clkreq; > + nvidia,aspm-cmrt-us =3D <60>; > + nvidia,aspm-pwr-on-t-us =3D <20>; > + nvidia,aspm-l0s-entrance-latency-us =3D <3>; > + > + bus-range =3D <0x0 0xff>; > + ranges =3D <0x81000000 0x0 0x36100000 0x0 0x36100000 0x0 0x00100000 = /* downstream I/O (1MB) */ > + 0xc2000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* pref= etchable memory (13GB) */ > + 0x82000000 0x0 0x40000000 0x17 0x40000000 0x0 0xc0000000>; /* non-= prefetchable memory (3GB) */ > + }; > + > + pcie@14180000 { > + compatible =3D "nvidia,tegra194-pcie", "snps,dw-pcie"; > + power-domains =3D <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>; > + reg =3D <0x00 0x14180000 0x0 0x00020000 /* appl registers (128K) = */ > + 0x00 0x38000000 0x0 0x00040000 /* configuration space (256K) = */ > + 0x00 0x38040000 0x0 0x00040000 /* iATU_DMA reg space (256K) = */ > + 0x00 0x38080000 0x0 0x00040000>; /* DBI reg space (256K) = */ > + reg-names =3D "appl", "config", "atu_dma", "dbi"; > + > + status =3D "disabled"; > + > + #address-cells =3D <3>; > + #size-cells =3D <2>; > + device_type =3D "pci"; > + num-lanes =3D <8>; > + num-viewport =3D <8>; > + linux,pci-domain =3D <0>; > + > + clocks =3D <&bpmp TEGRA194_CLK_PEX0_CORE_0>; > + clock-names =3D "core"; > + > + resets =3D <&bpmp TEGRA194_RESET_PEX0_CORE_0_APB>, > + <&bpmp TEGRA194_RESET_PEX0_CORE_0>; > + reset-names =3D "apb", "core"; > + > + interrupts =3D , /* controller interru= pt */ > + ; /* MSI interrupt */ > + interrupt-names =3D "intr", "msi"; > + > + #interrupt-cells =3D <1>; > + interrupt-map-mask =3D <0 0 0 0>; > + interrupt-map =3D <0 0 0 0 &gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>; > + > + nvidia,bpmp =3D <&bpmp 0>; > + > + supports-clkreq; > + nvidia,aspm-cmrt-us =3D <60>; > + nvidia,aspm-pwr-on-t-us =3D <20>; > + nvidia,aspm-l0s-entrance-latency-us =3D <3>; > + > + bus-range =3D <0x0 0xff>; > + ranges =3D <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000 = /* downstream I/O (1MB) */ > + 0xc2000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* pref= etchable memory (13GB) */ > + 0x82000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xc0000000>; /* non-= prefetchable memory (3GB) */ > + }; > + > + pcie@141a0000 { > + compatible =3D "nvidia,tegra194-pcie", "snps,dw-pcie"; > + power-domains =3D <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>; > + reg =3D <0x00 0x141a0000 0x0 0x00020000 /* appl registers (128K) = */ > + 0x00 0x3a000000 0x0 0x00040000 /* configuration space (256K) = */ > + 0x00 0x3a040000 0x0 0x00040000 /* iATU_DMA reg space (256K) = */ > + 0x00 0x3a080000 0x0 0x00040000>; /* DBI reg space (256K) = */ > + reg-names =3D "appl", "config", "atu_dma", "dbi"; > + > + status =3D "disabled"; > + > + #address-cells =3D <3>; > + #size-cells =3D <2>; > + device_type =3D "pci"; > + num-lanes =3D <8>; > + num-viewport =3D <8>; > + linux,pci-domain =3D <5>; > + > + clocks =3D <&bpmp TEGRA194_CLK_PEX1_CORE_5>, > + <&bpmp TEGRA194_CLK_PEX1_CORE_5M>; > + clock-names =3D "core", "core_m"; > + > + resets =3D <&bpmp TEGRA194_RESET_PEX1_CORE_5_APB>, > + <&bpmp TEGRA194_RESET_PEX1_CORE_5>; > + reset-names =3D "apb", "core"; > + > + interrupts =3D , /* controller interru= pt */ > + ; /* MSI interrupt */ > + interrupt-names =3D "intr", "msi"; > + > + nvidia,bpmp =3D <&bpmp 5>; > + > + #interrupt-cells =3D <1>; > + interrupt-map-mask =3D <0 0 0 0>; > + interrupt-map =3D <0 0 0 0 &gic GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>; > + > + supports-clkreq; > + nvidia,aspm-cmrt-us =3D <60>; > + nvidia,aspm-pwr-on-t-us =3D <20>; > + nvidia,aspm-l0s-entrance-latency-us =3D <3>; > + > + bus-range =3D <0x0 0xff>; > + ranges =3D <0x81000000 0x0 0x3a100000 0x0 0x3a100000 0x0 0x00100000 = /* downstream I/O (1MB) */ > + 0xc2000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* pref= etchable memory (13GB) */ > + 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-= prefetchable memory (3GB) */ > + }; > }; > --=20 > 2.17.1 >=20 --+QahgC5+KEYLbs62 Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl0LZggACgkQ3SOs138+ s6GwZxAAq5W6zJdxJRSieZ+uENXBhZuCsPNWd0HeuWsr1WP8Yyr8Gj48Lr6hRTQn nJOLOs1YyKLq7m6q2bIdMU+NDVRPqb1+A0Eu/lCWgVloaErSpL05sRr+xxmkoEdh 3bL6lhUJWAw3kX+V0ZaNJ5exT8K8IKphqHp9wZdFhsb6NNUgJ9QgxhjOHSg5INHP DyquKdeMqZam5tq5j0kyzXZgqD7gFmHVEZNRmwo0uVt6+2OmNaXRvK0lWPOXjZjE IFbQJTUs60feyvz0G4NFYCdVfE3+5BUutVIOXsHg0HLpIJ7hS6UOz2iLvZrpB/Ce WrEcp03fzXoh3FQ5EiaAHmwmgx79crVxflfjeu4LcGqNnnxvtVX3Hk9aJWcPWDcz +3oxhyPZtMIHsG/klT3YMxJ855/U4MoiRUUReUaOdQGGirJpnvF0PqW3eNVjw+NW tCxqO1yo8cUy9yvduG/9k3V1JPxPRZEwxVE2EeH02Cdv54zVIGrtmpeEJD5J+0k1 Hu67piaXkhDThr3ALxJa2hACoprCE9DofSju2ZREPNMI1N3tQl/RzotpFgpAaWNE 6CVf7Xx9O+HRbCvxmhMVZbRyiHx1yH4gp3/CCRpb6RmE6ulaTqovlDWo4cMpPQaB v0aPahCfjZFO5uLGiacKw9liXSUk9mnxlW3DbbMSQYezri3p2KU= =Lsn4 -----END PGP SIGNATURE----- --+QahgC5+KEYLbs62-- --===============6278698894795084505== Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Disposition: inline _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel --===============6278698894795084505==--