From: Marc Zyngier <maz@kernel.org> To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Sumit Garg <sumit.garg@linaro.org>, kernel-team@android.com, Florian Fainelli <f.fainelli@gmail.com>, Russell King <linux@arm.linux.org.uk>, Jason Cooper <jason@lakedaemon.net>, Saravana Kannan <saravanak@google.com>, Andrew Lunn <andrew@lunn.ch>, Catalin Marinas <catalin.marinas@arm.com>, Gregory Clement <gregory.clement@bootlin.com>, Thomas Gleixner <tglx@linutronix.de>, Will Deacon <will@kernel.org>, Valentin Schneider <Valentin.Schneider@arm.com> Subject: [PATCH v3 00/16] arm/arm64: Turning IPIs into normal interrupts Date: Tue, 1 Sep 2020 15:43:08 +0100 [thread overview] Message-ID: <20200901144324.1071694-1-maz@kernel.org> (raw) For as long as SMP ARM has existed, IPIs have been handled as something special. The arch code and the interrupt controller exchange a couple of hooks (one to generate an IPI, another to handle it). Although this is perfectly manageable, it prevents the use of features that we could use if IPIs were Linux IRQs (such as pseudo-NMIs). It also means that each interrupt controller driver has to follow an architecture-specific interface instead of just implementing the base irqchip functionalities. The arch code also duplicates a number of things that the core irq code already does (such as calling set_irq_regs(), irq_enter()...). This series tries to remedy this on arm/arm64 by offering a new registration interface where the irqchip gives the arch code a range of interrupts to use for IPIs. The arch code requests these as normal per-cpu interrupts. The bulk of the work is at the interrupt controller level, where all 5 irqchips used on arm+SMP/arm64 get converted. Finally, we drop the legacy registration interface as well as the custom statistics accounting. Note that I have had a look at providing a "generic" interface by expanding the kernel/irq/ipi.c bag of helpers, but so far all irqchips have very different requirements, so there is hardly anything to consolidate for now. Maybe some as hip04 and the Marvell horror get cleaned up (the latter certainly could do with a good dusting). This has been tested on a bunch of 32 and 64bit guests (GICv2, GICv3), as well as 64bit bare metal (GICv3). The RPi part has only been tested in QEMU as a 64bit guest, while the HiSi and Marvell parts have only been compile-tested. I'm aiming for 5.10 for this, so any comment would be appreciated. * From v2: - Tidied up the arch code (__read_mostly for the IPI handling data, WARN_ON_ONCE on setup and teardown), dropped spurious prototype on 32bit - Prevent IPIs from being forwarded to VCPUs - Merged the GIC affinity fix, hence one less patch - Added RBs from Valentin * From v1: - Clarified the effect of nesting irq_enter/exit (Russell) - Changed the point where we tear IPIs down on (Valentin) - IPIs are no longer accessible from DT - HIP04 and Armada 370-XP have been converted, but are untested - arch-specific kstat accounting is removed - ARM's legacy interface is dropped Marc Zyngier (16): genirq: Add fasteoi IPI flow genirq: Allow interrupts to be excluded from /proc/interrupts arm64: Allow IPIs to be handled as normal interrupts ARM: Allow IPIs to be handled as normal interrupts irqchip/gic-v3: Describe the SGI range irqchip/gic-v3: Configure SGIs as standard interrupts irqchip/gic: Refactor SMP configuration irqchip/gic: Configure SGIs as standard interrupts irqchip/gic-common: Don't enable SGIs by default irqchip/bcm2836: Configure mailbox interrupts as standard interrupts irqchip/hip04: Configure IPIs as standard interrupts irqchip/armada-370-xp: Configure IPIs as standard interrupts arm64: Kill __smp_cross_call and co arm64: Remove custom IRQ stat accounting ARM: Kill __smp_cross_call and co ARM: Remove custom IRQ stat accounting arch/arm/Kconfig | 1 + arch/arm/include/asm/hardirq.h | 17 -- arch/arm/include/asm/smp.h | 5 +- arch/arm/kernel/smp.c | 135 +++++++++----- arch/arm64/Kconfig | 1 + arch/arm64/include/asm/hardirq.h | 9 - arch/arm64/include/asm/irq_work.h | 4 +- arch/arm64/include/asm/smp.h | 6 +- arch/arm64/kernel/smp.c | 121 ++++++++----- drivers/irqchip/irq-armada-370-xp.c | 262 +++++++++++++++++++--------- drivers/irqchip/irq-bcm2836.c | 151 +++++++++++++--- drivers/irqchip/irq-gic-common.c | 3 - drivers/irqchip/irq-gic-v3.c | 104 ++++++----- drivers/irqchip/irq-gic.c | 177 +++++++++++-------- drivers/irqchip/irq-hip04.c | 89 +++++----- include/linux/irq.h | 5 +- kernel/irq/chip.c | 27 +++ kernel/irq/debugfs.c | 1 + kernel/irq/proc.c | 2 +- kernel/irq/settings.h | 7 + 20 files changed, 720 insertions(+), 407 deletions(-) -- 2.27.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2020-09-01 14:45 UTC|newest] Thread overview: 84+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-09-01 14:43 Marc Zyngier [this message] 2020-09-01 14:43 ` [PATCH v3 01/16] genirq: Add fasteoi IPI flow Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 02/16] genirq: Allow interrupts to be excluded from /proc/interrupts Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 03/16] arm64: Allow IPIs to be handled as normal interrupts Marc Zyngier 2020-09-11 15:05 ` Catalin Marinas 2020-10-19 12:42 ` Vincent Guittot 2020-10-19 13:04 ` Marc Zyngier 2020-10-19 15:43 ` Vincent Guittot 2020-10-19 16:00 ` Valentin Schneider 2020-10-27 10:12 ` Vincent Guittot 2020-10-27 10:37 ` Marc Zyngier 2020-10-27 10:50 ` Vincent Guittot 2020-10-27 11:21 ` Vincent Guittot 2020-10-27 12:06 ` Marc Zyngier 2020-10-27 13:17 ` Vincent Guittot [not found] ` <c66367b0-e8a0-2b7b-13c3-c9413462357c@huawei.com> 2021-05-06 11:44 ` Marc Zyngier 2021-05-07 7:30 ` He Ying 2021-05-07 8:56 ` Marc Zyngier 2021-05-07 9:31 ` He Ying 2020-09-01 14:43 ` [PATCH v3 04/16] ARM: " Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 05/16] irqchip/gic-v3: Describe the SGI range Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 06/16] irqchip/gic-v3: Configure SGIs as standard interrupts Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 07/16] irqchip/gic: Refactor SMP configuration Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 08/16] irqchip/gic: Configure SGIs as standard interrupts Marc Zyngier [not found] ` <CGME20200914130601eucas1p23ce276d168dee37909b22c75499e68da@eucas1p2.samsung.com> 2020-09-14 13:06 ` Marek Szyprowski 2020-09-14 13:13 ` Marc Zyngier 2020-09-14 13:26 ` Marek Szyprowski 2020-09-14 15:09 ` Marc Zyngier 2020-09-15 6:48 ` Marek Szyprowski 2020-09-15 8:07 ` Marc Zyngier 2020-09-15 8:35 ` Marek Szyprowski 2020-09-15 9:48 ` Marc Zyngier 2020-09-16 14:16 ` Jon Hunter 2020-09-16 15:10 ` Marc Zyngier 2020-09-16 15:46 ` Jon Hunter 2020-09-16 15:55 ` Marc Zyngier 2020-09-16 15:58 ` Jon Hunter 2020-09-16 16:22 ` Marc Zyngier 2020-09-16 16:28 ` Marc Zyngier 2020-09-16 19:08 ` Jon Hunter 2020-09-16 19:06 ` Jon Hunter 2020-09-16 19:26 ` Mikko Perttunen 2020-09-16 19:39 ` Jon Hunter 2020-09-17 7:40 ` Linus Walleij 2020-09-17 7:50 ` Marc Zyngier 2020-09-17 7:54 ` Jon Hunter 2020-09-17 8:45 ` Marc Zyngier 2020-09-17 8:49 ` Jon Hunter 2020-09-17 8:54 ` Marek Szyprowski 2020-09-17 9:09 ` Jon Hunter 2020-09-17 9:13 ` Marek Szyprowski 2020-09-17 9:29 ` Marc Zyngier 2020-09-17 14:53 ` Jon Hunter 2020-09-17 18:24 ` Jon Hunter 2020-09-18 8:24 ` Marc Zyngier 2020-09-17 8:56 ` Marc Zyngier 2020-09-17 10:11 ` Linus Walleij 2020-09-16 14:03 ` Linus Walleij 2020-09-16 14:14 ` Marc Zyngier 2020-09-18 9:58 ` James Morse 2020-09-18 10:21 ` Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 09/16] irqchip/gic-common: Don't enable SGIs by default Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 10/16] irqchip/bcm2836: Configure mailbox interrupts as standard interrupts Marc Zyngier [not found] ` <CGME20200914143236eucas1p17e8849c67d01db2c5ebb3b6a126aebf4@eucas1p1.samsung.com> 2020-09-14 14:32 ` Marek Szyprowski 2020-09-14 16:10 ` Marc Zyngier 2020-09-14 19:13 ` Marek Szyprowski 2020-09-01 14:43 ` [PATCH v3 11/16] irqchip/hip04: Configure IPIs " Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 12/16] irqchip/armada-370-xp: " Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 13/16] arm64: Kill __smp_cross_call and co Marc Zyngier 2020-09-11 15:06 ` Catalin Marinas 2020-09-01 14:43 ` [PATCH v3 14/16] arm64: Remove custom IRQ stat accounting Marc Zyngier 2020-09-11 15:06 ` Catalin Marinas 2020-09-01 14:43 ` [PATCH v3 15/16] ARM: Kill __smp_cross_call and co Marc Zyngier 2020-09-01 14:43 ` [PATCH v3 16/16] ARM: Remove custom IRQ stat accounting Marc Zyngier 2020-09-02 7:41 ` kernel test robot 2020-09-02 20:20 ` Marc Zyngier 2020-09-24 9:00 ` Guillaume Tucker 2020-09-24 9:29 ` Marc Zyngier 2020-09-24 13:09 ` Guillaume Tucker 2020-09-28 9:00 ` Guillaume Tucker 2020-09-24 13:34 ` Fabio Estevam 2020-09-24 14:19 ` Guillaume Tucker 2020-09-07 6:06 ` [PATCH v3 00/16] arm/arm64: Turning IPIs into normal interrupts hasegawa-hitomi 2020-09-16 16:54 ` Florian Fainelli
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200901144324.1071694-1-maz@kernel.org \ --to=maz@kernel.org \ --cc=Valentin.Schneider@arm.com \ --cc=andrew@lunn.ch \ --cc=catalin.marinas@arm.com \ --cc=f.fainelli@gmail.com \ --cc=gregory.clement@bootlin.com \ --cc=jason@lakedaemon.net \ --cc=kernel-team@android.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux@arm.linux.org.uk \ --cc=saravanak@google.com \ --cc=sumit.garg@linaro.org \ --cc=tglx@linutronix.de \ --cc=will@kernel.org \ --subject='Re: [PATCH v3 00/16] arm/arm64: Turning IPIs into normal interrupts' \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).