From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EA589C433DB for ; Thu, 25 Mar 2021 23:39:57 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 798BC61A26 for ; Thu, 25 Mar 2021 23:39:57 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 798BC61A26 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=6J+zfm3cmQg9+XnkRTBv8Eb1epGpNPtLQv65u/Pw+Is=; b=eu+b4GtuUhKc2SmK1w2TYyH9e cDe8qMuRjPELr28cDOHcm+MMUalISB3T7VbxRPlQfQ2jhja7MZmADNQ5HMVNoEGTElKQMvT+HIrBX i7hDvV2QdIgXHzlQIKZUh2YlBan5bObgJEJnHQ15VvWW0qeMy+9yTV9wyv+hfJP+sTuDkupM0QPY5 ppStQA5QUTCg5liZKeCBpH1FV7Ws4jIe02Os6d/166NsFMaDRg0TPbZD0jFNL7EOe75Tb/a490lmb B4yHcl5mN7VuV6Xwa9uEKn0rIg1HHx7ci+55Rtyzegzf1Q59MUoaD6ob0I58uKTqBKeyrD2StNt1a +soLx84yQ==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lPZYS-002NH5-GZ; Thu, 25 Mar 2021 23:38:20 +0000 Received: from mail-il1-f173.google.com ([209.85.166.173]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lPZYN-002NGZ-9V for linux-arm-kernel@lists.infradead.org; Thu, 25 Mar 2021 23:38:17 +0000 Received: by mail-il1-f173.google.com with SMTP id j11so3562326ilu.13 for ; Thu, 25 Mar 2021 16:38:15 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=fSf0ZNyZVaDp/Q6TMA1lW2i5RIZolhAWaOpqwUzEOq8=; b=RSc4+gZPgU+I6Pbe1BNEOUT7kEnRhX7Kl70XP1zgCY/MaWRAt5HwyTuKUQHGjOKCNg Ge9Ii4YPqNkTOljl0rGsUeDDIM0DddPyhnGJt/pqWTcJYhN0wbq8T4DnyH1kn0uj9GBI +cAp6cxIHvKu9TbsJfm2ebBPUvMzo7vFudySEmE5CInbXX4EjON+bN+cR3SRCd4PdrBX waYkHRFZ85dZ+xau+vUckh2AAAvjzi+eYkhKXccrYM70uFeOZiJx/Uzxy3EooeMad5qH RrWmKlm5mahCQb9cLKMl4Oo0aPqmxCgpM3LQF2TjiDpR6x0wIVfsR9HrCXp5itVWwiBo k2kQ== X-Gm-Message-State: AOAM533a2rwd+Vtz+OgDI8I4/c0Dm4VeURhbabpN+lavRWvgqAxs4HrS 2Rapn/HuFUl6DgSwG0zidA== X-Google-Smtp-Source: ABdhPJwuv6Q3EGM4X8aIYQO3cyFAmqK0aMZ10NrbNU9nmrJF3KSV3GJFpwHx+cd5GpYEuT6eSrf7Pg== X-Received: by 2002:a05:6e02:6d2:: with SMTP id p18mr1651444ils.251.1616715494212; Thu, 25 Mar 2021 16:38:14 -0700 (PDT) Received: from robh.at.kernel.org ([64.188.179.253]) by smtp.gmail.com with ESMTPSA id k10sm3384472iop.42.2021.03.25.16.38.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Mar 2021 16:38:13 -0700 (PDT) Received: (nullmailer pid 1949077 invoked by uid 1000); Thu, 25 Mar 2021 23:38:12 -0000 Date: Thu, 25 Mar 2021 17:38:12 -0600 From: Rob Herring To: Kishon Vijay Abraham I Cc: Bjorn Helgaas , Lorenzo Pieralisi , Marc Zyngier , linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Lokesh Vutla Subject: Re: [PATCH 1/6] dt-bindings: PCI: ti,am65: Add PCIe host mode dt-bindings for TI's AM65 SoC Message-ID: <20210325233812.GA1943834@robh.at.kernel.org> References: <20210325090026.8843-1-kishon@ti.com> <20210325090026.8843-2-kishon@ti.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210325090026.8843-2-kishon@ti.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210325_233815_462406_884DBED1 X-CRM114-Status: GOOD ( 18.78 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Thu, Mar 25, 2021 at 02:30:21PM +0530, Kishon Vijay Abraham I wrote: > Add PCIe host mode dt-bindings for TI's AM65 SoC. > > Signed-off-by: Kishon Vijay Abraham I > --- > .../bindings/pci/ti,am65-pci-host.yaml | 111 ++++++++++++++++++ > 1 file changed, 111 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml > > diff --git a/Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml b/Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml > new file mode 100644 > index 000000000000..b77e492886fa > --- /dev/null > +++ b/Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml > @@ -0,0 +1,111 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +# Copyright (C) 2021 Texas Instruments Incorporated - http://www.ti.com/ > +%YAML 1.2 > +--- > +$id: "http://devicetree.org/schemas/pci/ti,am65-pci-host.yaml#" > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > + > +title: TI AM65 PCI Host > + > +maintainers: > + - Kishon Vijay Abraham I > + > +allOf: > + - $ref: /schemas/pci/pci-bus.yaml# > + > +properties: > + compatible: > + enum: > + - ti,am654-pcie-rc > + > + reg: > + maxItems: 4 > + > + reg-names: > + items: > + - const: app > + - const: dbics Please use 'dbi' like everyone else if this isn't shared with the other TI DW PCI bindings. > + - const: config > + - const: atu > + > + power-domains: > + maxItems: 1 > + > + ti,syscon-pcie-id: > + description: Phandle to the SYSCON entry required for getting PCIe device/vendor ID > + $ref: /schemas/types.yaml#/definitions/phandle > + > + ti,syscon-pcie-mode: > + description: Phandle to the SYSCON entry required for configuring PCIe in RC or EP mode. > + $ref: /schemas/types.yaml#/definitions/phandle > + > + msi-map: true > + > + dma-coherent: true > + > +patternProperties: > + "interrupt-controller": Don't need quotes. > + type: object > + description: interrupt controller to handle legacy interrupts. > + > +required: > + - compatible > + - reg > + - reg-names > + - max-link-speed > + - num-lanes > + - power-domains > + - ti,syscon-pcie-id > + - ti,syscon-pcie-mode > + - msi-map > + - ranges > + - reset-gpios > + - phys > + - phy-names > + - dma-coherent 'interrupt-controller' node is optional? > + > +unevaluatedProperties: false > + > +examples: > + - | > + #include > + #include > + > + bus { > + #address-cells = <2>; > + #size-cells = <2>; > + > + pcie0_rc: pcie@5500000 { > + compatible = "ti,am654-pcie-rc"; > + reg = <0x0 0x5500000 0x0 0x1000>, > + <0x0 0x5501000 0x0 0x1000>, > + <0x0 0x10000000 0x0 0x2000>, > + <0x0 0x5506000 0x0 0x1000>; > + reg-names = "app", "dbics", "config", "atu"; > + power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>; > + #address-cells = <3>; > + #size-cells = <2>; > + ranges = <0x81000000 0 0 0x0 0x10020000 0 0x00010000>, > + <0x82000000 0 0x10030000 0x0 0x10030000 0 0x07FD0000>; > + ti,syscon-pcie-id = <&pcie_devid>; > + ti,syscon-pcie-mode = <&pcie0_mode>; > + bus-range = <0x0 0xff>; > + num-viewport = <16>; > + max-link-speed = <2>; > + dma-coherent; > + interrupts = ; > + msi-map = <0x0 &gic_its 0x0 0x10000>; > + #interrupt-cells = <1>; > + interrupt-map-mask = <0 0 0 7>; > + interrupt-map = <0 0 0 1 &pcie0_intc 0>, /* INT A */ > + <0 0 0 2 &pcie0_intc 0>, /* INT B */ > + <0 0 0 3 &pcie0_intc 0>, /* INT C */ > + <0 0 0 4 &pcie0_intc 0>; /* INT D */ > + > + pcie0_intc: interrupt-controller { > + interrupt-controller; > + #interrupt-cells = <1>; > + interrupt-parent = <&gic500>; > + interrupts = ; > + }; > + }; > -- > 2.17.1 > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel