From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4B17DC433B4 for ; Thu, 6 May 2021 10:09:31 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D83B8611AC for ; Thu, 6 May 2021 10:09:30 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D83B8611AC Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=aspeedtech.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=orVjgGxKFa3I6Vo67sE+WLTVb2Tb2cbfxpTm9wjAERM=; b=Uz111y0ZSJ0KuTFsmG1oZBVeWf nqclIYxWMjpCMkgVyMs6ZOCmoQIE8vnZQ25IBQWA3+qGv01Cj+ilvAdZToM1H+UKY7jkJjFrt9Tqt RmqiG1n8n+GeB7UHvIA13ePXHVibirvgab3y0dYGu00AkBRmFekNJHp6ACKrr9eQ0m+20/Tn0cus2 eki79KO6H8loHUWEhppA7jvj+p+xFxwGwB7jp74WPCQnCdy9c3PgRY/h93QGHRK2CC7x1oL9HgzqT mkCgqhLHdWNIRUqdfeftwuh4fP0OUnE8y/S1GTX3wJ645J4Rs20R5Izy+WPWZGLO9HNCbdPxgKoyk vgKOBmXg==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1leauY-003uXp-ES; Thu, 06 May 2021 10:07:14 +0000 Received: from casper.infradead.org ([2001:8b0:10b:1236::1]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1leauV-003uXA-Py for linux-arm-kernel@desiato.infradead.org; Thu, 06 May 2021 10:07:12 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=casper.20170209; h=Content-Type:MIME-Version:Message-ID: Date:Subject:CC:To:From:Sender:Reply-To:Content-Transfer-Encoding:Content-ID: Content-Description:In-Reply-To:References; bh=ex0dZBo5BtHJ94YM9oNr4prdkkOstKo6PXA5TzMZew4=; b=fuQTorrKsbTQA6h5sGxgTRxEZV CZ6Mv+req3gw3pQqc5FDjvltDVh0BiK/9Vq8gslHqmLIX0TMjfcshx03Eb1rzacn1T3WTgrNUf1Z7 CjxjrePeFwv6KaJPbVPRRrRFyDc6vyIGLY/32PqooEPXVNnE8SnGO3fOwuD5RVArpebi/4irMOIIt c/Wcm1M0PoWwS3ZmXaxP1LLTGeugDWYXkntKWn00b0/5OtORTi/jSs+YIlH1NpRGrOtrUy1Tuz3c5 kMdDIpOiGvSyTmWqSJfqqDVY4qKfyJXaGFN4Kmg5XQW7EkhIR6EpDt8b/MFufuKi3xhgkTtI4wJMm vuVtXqUQ==; Received: from twspam01.aspeedtech.com ([211.20.114.71]) by casper.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1leasL-001ZRh-WF for linux-arm-kernel@lists.infradead.org; Thu, 06 May 2021 10:05:31 +0000 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 1469pPg0024628; Thu, 6 May 2021 17:51:25 +0800 (GMT-8) (envelope-from steven_lee@aspeedtech.com) Received: from localhost.localdomain (192.168.100.253) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 6 May 2021 18:03:12 +0800 From: Steven Lee To: Andrew Jeffery , Ulf Hansson , Rob Herring , Joel Stanley , "Adrian Hunter" , Philipp Zabel , Ryan Chen , "moderated list:ASPEED SD/MMC DRIVER" , "moderated list:ASPEED SD/MMC DRIVER" , "open list:ASPEED SD/MMC DRIVER" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , open list CC: , , , Subject: [PATCH v3 0/5] mmc: sdhci-of-aspeed: Support toggling SD bus signal Date: Thu, 6 May 2021 18:03:07 +0800 Message-ID: <20210506100312.1638-1-steven_lee@aspeedtech.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-Originating-IP: [192.168.100.253] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 1469pPg0024628 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210506_110530_028514_4BEA770D X-CRM114-Status: GOOD ( 11.34 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org AST2600-A2 EVB has the reference design for enabling SD bus power and toggling SD bus signal voltage between 3.3v and 1.8v by GPIO regulators. This patch series provides the example for enabling regulators and supporting SDR104 mode on AST2600-A2 EVB. The description of the reference design of AST2600-A2 EVB is added in the dts file. This patch also include a helper for updating AST2600 sdhci capability registers, and assert/deassert the reset signal for cleaning up AST2600 eMMC controller before eMMC is probed. Changes from v2: * Move the comment of the reference design from dt-bindings to device tree. * Add clk-phase binding for eMMC controller. * Reimplement aspeed_sdc_set_slot_capability(). * Separate the implementation of eMMC reset to another patch file. * Fix yaml document error per the report of dt_binding_check and dtbs_check. Changes from v1: * Add the device tree example for AST2600 A2 EVB in dt-bindings document * Add timing-phase for eMMC controller. * Remove power-gpio and power-switch-gpio from sdhci driver, they should be handled by regulator. * Add a helper to update capability registers in the driver. * Sync sdhci settings from device tree to SoC capability registers. * Sync timing-phase from device tree to SoC Clock Phase Control register Please help to review. Regards, Steven Steven Lee (5): dt-bindings: mmc: sdhci-of-aspeed: Add an example for AST2600-A2 EVB ARM: dts: aspeed: ast2600evb: Add comment for gpio regulator of sdhci ARM: dts: aspeed: ast2600evb: Add phase correction for emmc controller. mmc: sdhci-of-aspeed: Add a helper for updating capability register. mmc: sdhci-of-aspeed: Assert/Deassert reset signal before probing eMMC .../devicetree/bindings/mmc/aspeed,sdhci.yaml | 101 ++++++++++++++++- arch/arm/boot/dts/aspeed-ast2600-evb.dts | 18 ++- drivers/mmc/host/sdhci-of-aspeed.c | 106 ++++++++++++++++-- 3 files changed, 211 insertions(+), 14 deletions(-) -- 2.17.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel