From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 15F22C433ED for ; Tue, 18 May 2021 01:15:48 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 862E2613B5 for ; Tue, 18 May 2021 01:15:47 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 862E2613B5 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=vs7Cge7Lu2Rbd1oiJqukf7MsaC4MmU6G10ilWvlXLHQ=; b=k5y4/vD7qshnzMB5Mkqermk7t RdL5Zr0yihgEnV0v3fCxVtHFPvAud4OBidTjBvh9bu1g1TdAv1ya8r5PjbCWclefrfFX2/2ZiNVcT RDwH16zQ6JrQqFjGhj5QuIAoSpPKOgo4CZ+Sbil+HYDije/061rCR+HU1tbTcsbvs97aE43KetMG/ 1WVAvis7SI09pzjbGEAdJfm0Loy+ziLyE98ROcZH2wcVxeuE5Kmztv6QWJUvDcEwJAa/eNLRqa//h G406ToJZ1FWcljlNfkL4jlXyEiaQKVyiRsoeJ7HjRBI5p/qpTHQDRzynA9x3gL6lTE3jaVtIsMODK CTv450Efg==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lioJ5-00GbMQ-7Y; Tue, 18 May 2021 01:13:59 +0000 Received: from bombadil.infradead.org ([2607:7c80:54:e::133]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lioJ2-00GbLy-1U for linux-arm-kernel@desiato.infradead.org; Tue, 18 May 2021 01:13:56 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=bombadil.20210309; h=In-Reply-To:Content-Type:MIME-Version :References:Message-ID:Subject:Cc:To:From:Date:Sender:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description; bh=gXuTarCdRG4FbjRrNapQDnR239Kr+miYeEbp6zyWB6c=; b=0vuMDrHDADrt/2cz3Ol3B3GTJC EPmWirLq89eTvfqQybqljH9SAGyh3tkdAnnwTpaLLK8TzFwVSvOP65aveWNb/fKIKEFGB3rkQhHva NYwALEQIAqpa2zfM4kv9ye2A4HwxldpAWbdNfxNZE26eQ3GHtoA8l5qCMY9BRyemcrUiBDHhxGgLC 0yTP6dYUr4cUugRuxF0XVa2Wo1tKzNUHJocc+daBIbLwU8RGe0RfKu3xQZXfp5OD+ZSOlOZ6GaXZv 3tvOzT1wX7Y5E4vrO3O7ch2lhGnenqpDAi4tXZYb1y2GUrafh1Nkrd9JydyA3Dg66fAeOXki+paoH VSk50dGQ==; Received: from mail-ot1-f49.google.com ([209.85.210.49]) by bombadil.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lioIz-00EFYn-5C for linux-arm-kernel@lists.infradead.org; Tue, 18 May 2021 01:13:54 +0000 Received: by mail-ot1-f49.google.com with SMTP id 36-20020a9d0ba70000b02902e0a0a8fe36so7227398oth.8 for ; Mon, 17 May 2021 18:13:52 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=gXuTarCdRG4FbjRrNapQDnR239Kr+miYeEbp6zyWB6c=; b=A5vNVf2BWeuX5NNzS1UzQmztdSZQ9cUDMjGJ8fLRnDWbFk0NP2AEaPmTKg1vhAKlYm Y1eRv4Cr3HREwcws8+7qxhbbtRyJD+T6kEu7b3GCY8Pev9xswkW/IJPiKlKN2W9vdPBo yehMC0PKrbaw5clpcVZAopdx4lH0Y1Pg9YcQczcUhCjG5VG3OQuUGqkJpS2j6tUdO8Up jZileGxAIzWoU+9woHYk6e0b9G5/rDYpADYtEJ1aulIiUim3NnyH5fvMlFlsQsP040Ym C330n0yzbUhW4cejEU4gDs4cZRxjDzn5DprMC0cX9Mx1NXYy3CZvzjZvfWAisPpBgg8a 1oQA== X-Gm-Message-State: AOAM531ggMyIb21OOo5hAOmNysWR2mM/VZMoCnJ1vsmZ6noHkmYcDk2N dwfNFm1CfZlsVcL/4elP9A== X-Google-Smtp-Source: ABdhPJyL1wO9aEqmdKo5tddche8pqdnryM1GTTtRhSdCQJ8TEUL1zX/wDjU6RBuPXliYnEcH40/zdA== X-Received: by 2002:a9d:2aaa:: with SMTP id e39mr2076189otb.169.1621300432211; Mon, 17 May 2021 18:13:52 -0700 (PDT) Received: from robh.at.kernel.org (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id a14sm3441985otl.52.2021.05.17.18.13.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 17 May 2021 18:13:51 -0700 (PDT) Received: (nullmailer pid 3577552 invoked by uid 1000); Tue, 18 May 2021 01:13:50 -0000 Date: Mon, 17 May 2021 20:13:50 -0500 From: Rob Herring To: Bartosz Dudziak Cc: Andy Gross , Bjorn Andersson , Russell King , David Sterba , Jens Axboe , Lorenzo Pieralisi , Kumar Gala , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH 1/2] dt-bindings: arm: Document qcom,cpss-acc Message-ID: <20210518011350.GA3572037@robh.at.kernel.org> References: <20210513153442.52941-1-bartosz.dudziak@snejp.pl> <20210513153442.52941-2-bartosz.dudziak@snejp.pl> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210513153442.52941-2-bartosz.dudziak@snejp.pl> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210517_181353_222763_F34CF268 X-CRM114-Status: GOOD ( 23.74 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Thu, May 13, 2021 at 05:34:41PM +0200, Bartosz Dudziak wrote: > The CPSS ACC binding describes the clock, reset, and power domain > controller for a Cortex-A7 CPU. > > Signed-off-by: Bartosz Dudziak > --- > .../devicetree/bindings/arm/cpus.yaml | 7 ++-- > .../bindings/arm/msm/qcom,cpss-acc.yaml | 41 +++++++++++++++++++ > 2 files changed, 45 insertions(+), 3 deletions(-) > create mode 100644 Documentation/devicetree/bindings/arm/msm/qcom,cpss-acc.yaml > > diff --git a/Documentation/devicetree/bindings/arm/cpus.yaml b/Documentation/devicetree/bindings/arm/cpus.yaml > index 26b886b20b..f391e15184 100644 > --- a/Documentation/devicetree/bindings/arm/cpus.yaml > +++ b/Documentation/devicetree/bindings/arm/cpus.yaml > @@ -204,6 +204,7 @@ properties: > - marvell,mmp3-smp > - mediatek,mt6589-smp > - mediatek,mt81xx-tz-smp > + - qcom,cpss-acc This should not be the same as the compatible below. > - qcom,gcc-msm8660 > - qcom,kpss-acc-v1 > - qcom,kpss-acc-v2 > @@ -276,7 +277,7 @@ properties: > Specifies the SAW* node associated with this CPU. > > Required for systems that have an "enable-method" property > - value of "qcom,kpss-acc-v1" or "qcom,kpss-acc-v2" > + value of "qcom,kpss-acc-v1", "qcom,kpss-acc-v2" or "qcom,cpss-acc" > > * arm/msm/qcom,saw2.txt > > @@ -286,9 +287,9 @@ properties: > Specifies the ACC* node associated with this CPU. > > Required for systems that have an "enable-method" property > - value of "qcom,kpss-acc-v1" or "qcom,kpss-acc-v2" > + value of "qcom,kpss-acc-v1", "qcom,kpss-acc-v2" or "qcom,cpss-acc" > > - * arm/msm/qcom,kpss-acc.txt > + * arm/msm/qcom,kpss-acc.txt or arm/msm/qcom,cpss-acc.yaml > > rockchip,pmu: > $ref: '/schemas/types.yaml#/definitions/phandle' > diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,cpss-acc.yaml b/Documentation/devicetree/bindings/arm/msm/qcom,cpss-acc.yaml > new file mode 100644 > index 0000000000..54efbc5e3d > --- /dev/null > +++ b/Documentation/devicetree/bindings/arm/msm/qcom,cpss-acc.yaml > @@ -0,0 +1,41 @@ > +# SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/arm/msm/qcom,cpss-acc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Cortex-A7 Processor Sub-system (CPSS) Application Clock Controller (ACC) > + > +maintainers: > + - Kumar Gala Not an active email nor is Kumar maintaining QCom stuff any more. > + > +description: | > + The CPSS ACC provides clock, power domain, and reset control to a Cortex-A7 > + processor. There is one ACC register region per CPU within the PSS remapped > + region as well as an alias register region that remaps accesses to the ACC > + associated with the CPU accessing the region. > + > +properties: > + compatible: > + enum: > + - qcom,cpss-acc This needs to be SoC specific. > + > + reg: > + minItems: 1 > + maxItems: 2 > + items: > + - description: ACC base register region > + - description: optional ACC alias register region > + > +required: > + - compatible > + - reg > + > +additionalProperties: false > + > +examples: > + - | > + clock-controller@f9088000 { > + compatible = "qcom,cpss-acc"; > + reg = <0xf9088000 0x1000>, <0xf9008000 0x1000>; > + }; > -- > 2.25.1 > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel