From: Kishon Vijay Abraham I <kishon@ti.com>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
Arnd Bergmann <arnd@arndb.de>, Rob Herring <robh@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>
Cc: Lokesh Vutla <lokeshvutla@ti.com>,
Kishon Vijay Abraham I <kishon@ti.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Tom Joseph <tjoseph@cadence.com>, <linux-pci@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <linux-omap@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
Nadeem Athani <nadeem@cadence.com>
Subject: [PATCH 0/5] PCI: Add support for J7200 and AM64
Date: Tue, 6 Jul 2021 16:20:30 +0530 [thread overview]
Message-ID: <20210706105035.9915-1-kishon@ti.com> (raw)
This series adds the compatible specific to J7200 and AM64 and
applies the erratas and configuration specific to them.
This series also includes Nadeem's patch that adds a quirk in
Cadence driver which is used by J7200 [1].
The DT binding for both J7200 and AM64 is already merged.
[1] -> https://lore.kernel.org/r/20210528155626.21793-1-nadeem@cadence.com
Kishon Vijay Abraham I (4):
PCI: j721e: Add PCIe support for J7200
PCI: j721e: Add PCIe support for AM64
misc: pci_endpoint_test: Do not request or allocate IRQs in probe
misc: pci_endpoint_test: Add deviceID for AM64 and J7200
Nadeem Athani (1):
PCI: cadence: Add quirk flag to set minimum delay in LTSSM
Detect.Quiet state
drivers/misc/pci_endpoint_test.c | 27 ++++++--
drivers/pci/controller/cadence/pci-j721e.c | 63 +++++++++++++++++--
.../pci/controller/cadence/pcie-cadence-ep.c | 4 ++
.../controller/cadence/pcie-cadence-host.c | 3 +
drivers/pci/controller/cadence/pcie-cadence.c | 17 +++++
drivers/pci/controller/cadence/pcie-cadence.h | 15 +++++
6 files changed, 119 insertions(+), 10 deletions(-)
--
2.17.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2021-07-06 10:54 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-06 10:50 Kishon Vijay Abraham I [this message]
2021-07-06 10:50 ` [PATCH v3 1/5] PCI: cadence: Add quirk flag to set minimum delay in LTSSM Detect.Quiet state Kishon Vijay Abraham I
2021-07-06 10:50 ` [PATCH 2/5] PCI: j721e: Add PCIe support for J7200 Kishon Vijay Abraham I
2021-07-07 12:01 ` Bjorn Helgaas
2021-07-06 10:50 ` [PATCH 3/5] PCI: j721e: Add PCIe support for AM64 Kishon Vijay Abraham I
2021-07-06 10:50 ` [PATCH 4/5] misc: pci_endpoint_test: Do not request or allocate IRQs in probe Kishon Vijay Abraham I
2021-07-06 10:50 ` [PATCH 5/5] misc: pci_endpoint_test: Add deviceID for AM64 and J7200 Kishon Vijay Abraham I
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210706105035.9915-1-kishon@ti.com \
--to=kishon@ti.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=gregkh@linuxfoundation.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-omap@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lokeshvutla@ti.com \
--cc=lorenzo.pieralisi@arm.com \
--cc=nadeem@cadence.com \
--cc=robh@kernel.org \
--cc=tjoseph@cadence.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).