From: Sebastian Reichel <sebastian.reichel@collabora.com>
To: Heiko Stuebner <heiko@sntech.de>
Cc: Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Linus Walleij <linus.walleij@linaro.org>,
Bartosz Golaszewski <brgl@bgdev.pl>,
Adrian Hunter <adrian.hunter@intel.com>,
Ulf Hansson <ulf.hansson@linaro.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
linux-clk@vger.kernel.org, linux-mmc@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, kernel@lists.collabora.co.uk,
Sebastian Reichel <sebastian.reichel@collabora.com>,
kernel@collabora.com
Subject: [PATCHv2 00/21] Basic RK3588 Support
Date: Wed, 4 May 2022 23:32:30 +0200 [thread overview]
Message-ID: <20220504213251.264819-1-sebastian.reichel@collabora.com> (raw)
Hi,
This patchset adds initial rudimentary support for the rk3588 SoC using
Rockchip's evaluation board for platform bringup. With this patchset it
is possible to boot into stock Debian, if it has been previously installed
on the eMMC in some way (e.g. pre-installed vendor OS) using the Debug UART
as interface. Apart from the eMMC, the CPUs and the UART nothing works and
will be added separately on top step-by-step.
The patch series is based on v5.18-rc1.
This has been sent as a series, since all bits are required for testing
on real HW. It should be fine to merge the mmc, gpio and pinctrl bits
via their own trees. Both, the DT and the clock driver require the shared
include/dt-bindings/clock/rk3588-cru.h, so that requires some coordination.
Changelog since PATCHv1:
* https://lore.kernel.org/all/20220422170920.401914-1-sebastian.reichel@collabora.com/
* Fix cover letter to correctly reference 5.18-rc1 last one had a typo
mentioning 4.18-rc1 (Emil Velikov)
* Fix title in CRU binding (Krzysztof Kozlowski)
* Replace status "ok" with "okay" (Krzysztof Kozlowski)
* Remove simple-bus for clocks and rename clock nodes (Krzysztof Kozlowski)
* Remove ITS from GIC controller, since the current mainline GIC kernel
driver cannot handle the rockchip shareability quirk. Instead use MBI
like the rk356x platform does at the moment. (Robin Murphy)
* With the previous change it is possible to describe the full CPU cluster;
for now without operating-point support, which requires additional cpufreq
changes / rockchip specific driver (Robin Murphy)
* Remove GIC_CPU_MASK_SIMPLE(4) from armv8-timer (Robin Murphy)
* Add pmu node for A76
* Move interrupt-affinity configuration into gic, which has only one
cluster configured for all CPU cores
* Fix sdhci-of-dwcmshc reset code to make reset control optional, since
old rk356x DT does not describe it (Dmitry Osipenko)
* Modify sdhci-of-dwcmshc, so that dwcmshc_rk35xx_postinit is called between
sdhci_setup_host() and __sdhci_add_host() (Adrian Hunter)
* Checked if 'allOf:if:then:' needs changes for rk3588 and none
are required yet. RK3588 has more syscon nodes and they will need
changes once support for them is added (Krzysztof Kozlowski)
* Move SCMI_HCLK_SD definition into correct patch (Rob Herring)
* Fix warnings found by kernel test robot
* Add patch to document gpio-ranges in the rockchip gpio-bank to fix
warnings from dtbs_check
* Update PLL in the CRU, so that it fully relies on lookup tables instead
of calculating required PLL parameters for arbitrary frequencies
(Nicolas Dufresne & Heiko Stübner)
* Collected Acks
* Dropped pinctrl and mmc binding patch (applied)
-- Sebastian
Elaine Zhang (6):
dt-binding: clock: Document rockchip,rk3588-cru bindings
clk: rockchip: add register offset of the cores select parent
clk: rockchip: add pll type for RK3588
clk: rockchip: clk-cpu: add mux setting for cpu change frequency
clk: rockchip: add dt-binding header for rk3588
clk: rockchip: Add clock controller for the RK3588
Jianqun Xu (3):
pinctrl/rockchip: add rk3588 support
gpio: rockchip: add support for rk3588
arm64: dts: rockchip: Add rk3588s pinctrl data
Kever Yang (2):
arm64: dts: rockchip: Add base DT for rk3588 SoC
arm64: dts: rockchip: Add rk3588-evb1 board
Sebastian Reichel (8):
dt-bindings: pinctrl: rockchip: add rk3588
dt-bindings: mmc: sdhci-of-dwcmhsc: Add rk3588
mmc: sdhci-of-dwcmshc: rename rk3568 to rk35xx
pinctrl/rockchip: add error handling for pull/drive register getters
dt-bindings: serial: snps-dw-apb-uart: Add Rockchip RK3588
dt-bindings: soc: rockchip: add initial rk3588 syscon compatibles
dt-bindings: gpio: rockchip: add gpio-ranges
dt-bindings: pinctrl: rockchip: increase max amount of device
functions
Yifeng Zhao (2):
mmc: sdhci-of-dwcmshc: add reset call back for rockchip Socs
mmc: sdhci-of-dwcmshc: add support for rk3588
.../devicetree/bindings/arm/rockchip.yaml | 5 +
.../bindings/clock/rockchip,rk3588-cru.yaml | 63 +
.../bindings/gpio/rockchip,gpio-bank.yaml | 2 +
.../bindings/mmc/snps,dwcmshc-sdhci.yaml | 1 +
.../bindings/pinctrl/rockchip,pinctrl.yaml | 3 +-
.../bindings/serial/snps-dw-apb-uart.yaml | 1 +
.../devicetree/bindings/soc/rockchip/grf.yaml | 2 +
arch/arm64/boot/dts/rockchip/Makefile | 1 +
.../boot/dts/rockchip/rk3588-evb1-v10.dts | 34 +
arch/arm64/boot/dts/rockchip/rk3588.dtsi | 6 +
.../boot/dts/rockchip/rk3588s-pinctrl.dtsi | 3403 +++++++++++++++++
arch/arm64/boot/dts/rockchip/rk3588s.dtsi | 719 ++++
drivers/clk/rockchip/Kconfig | 7 +
drivers/clk/rockchip/Makefile | 1 +
drivers/clk/rockchip/clk-cpu.c | 69 +-
drivers/clk/rockchip/clk-pll.c | 218 +-
drivers/clk/rockchip/clk-rk3588.c | 2497 ++++++++++++
drivers/clk/rockchip/clk.h | 65 +
drivers/gpio/gpio-rockchip.c | 3 +-
drivers/mmc/host/sdhci-of-dwcmshc.c | 193 +-
drivers/pinctrl/pinctrl-rockchip.c | 468 ++-
drivers/pinctrl/pinctrl-rockchip.h | 170 +-
include/dt-bindings/clock/rk3588-cru.h | 1492 ++++++++
23 files changed, 9306 insertions(+), 117 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rk3588-cru.yaml
create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-evb1-v10.dts
create mode 100644 arch/arm64/boot/dts/rockchip/rk3588.dtsi
create mode 100644 arch/arm64/boot/dts/rockchip/rk3588s-pinctrl.dtsi
create mode 100644 arch/arm64/boot/dts/rockchip/rk3588s.dtsi
create mode 100644 drivers/clk/rockchip/clk-rk3588.c
create mode 100644 include/dt-bindings/clock/rk3588-cru.h
--
2.35.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2022-05-04 21:35 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-04 21:32 Sebastian Reichel [this message]
2022-05-04 21:32 ` [PATCHv2 01/21] dt-bindings: pinctrl: rockchip: add rk3588 Sebastian Reichel
2022-05-05 14:14 ` Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 02/21] dt-bindings: mmc: sdhci-of-dwcmhsc: Add rk3588 Sebastian Reichel
2022-05-05 14:15 ` Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 03/21] dt-binding: clock: Document rockchip, rk3588-cru bindings Sebastian Reichel
2022-05-17 0:01 ` [PATCHv2 03/21] dt-binding: clock: Document rockchip,rk3588-cru bindings Rob Herring
2022-05-04 21:32 ` [PATCHv2 04/21] clk: rockchip: add register offset of the cores select parent Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 05/21] clk: rockchip: add pll type for RK3588 Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 06/21] clk: rockchip: clk-cpu: add mux setting for cpu change frequency Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 07/21] clk: rockchip: add dt-binding header for rk3588 Sebastian Reichel
2022-05-17 0:03 ` Rob Herring
2022-05-04 21:32 ` [PATCHv2 09/21] mmc: sdhci-of-dwcmshc: add reset call back for rockchip Socs Sebastian Reichel
2022-05-06 8:52 ` Ulf Hansson
2022-05-06 9:18 ` Sebastian Reichel
2022-05-06 12:37 ` Ulf Hansson
2022-05-31 13:38 ` Ulf Hansson
2022-05-04 21:32 ` [PATCHv2 10/21] mmc: sdhci-of-dwcmshc: rename rk3568 to rk35xx Sebastian Reichel
2022-05-31 13:38 ` Ulf Hansson
2022-05-04 21:32 ` [PATCHv2 11/21] mmc: sdhci-of-dwcmshc: add support for rk3588 Sebastian Reichel
2022-05-31 13:38 ` Ulf Hansson
2022-05-04 21:32 ` [PATCHv2 12/21] pinctrl/rockchip: add error handling for pull/drive register getters Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 13/21] pinctrl/rockchip: add rk3588 support Sebastian Reichel
2022-05-05 13:51 ` Nicolas Frattaroli
2022-05-05 14:11 ` Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 14/21] gpio: rockchip: add support for rk3588 Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 15/21] dt-bindings: serial: snps-dw-apb-uart: Add Rockchip RK3588 Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 16/21] dt-bindings: soc: rockchip: add initial rk3588 syscon compatibles Sebastian Reichel
2022-05-17 0:04 ` Rob Herring
2022-05-04 21:32 ` [PATCHv2 17/21] dt-bindings: gpio: rockchip: add gpio-ranges Sebastian Reichel
2022-05-17 0:04 ` Rob Herring
2022-05-04 21:32 ` [PATCHv2 18/21] dt-bindings: pinctrl: rockchip: increase max amount of device functions Sebastian Reichel
2022-05-17 0:05 ` Rob Herring
2022-05-19 13:04 ` Linus Walleij
2022-05-04 21:32 ` [PATCHv2 19/21] arm64: dts: rockchip: Add rk3588s pinctrl data Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 20/21] arm64: dts: rockchip: Add base DT for rk3588 SoC Sebastian Reichel
2022-05-04 21:32 ` [PATCHv2 21/21] arm64: dts: rockchip: Add rk3588-evb1 board Sebastian Reichel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220504213251.264819-1-sebastian.reichel@collabora.com \
--to=sebastian.reichel@collabora.com \
--cc=adrian.hunter@intel.com \
--cc=brgl@bgdev.pl \
--cc=devicetree@vger.kernel.org \
--cc=heiko@sntech.de \
--cc=kernel@collabora.com \
--cc=kernel@lists.collabora.co.uk \
--cc=krzk+dt@kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=ulf.hansson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).