From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id DA306C38145 for ; Thu, 8 Sep 2022 08:00:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To: References:Message-ID:Date:Subject:To:From:Reply-To:Cc:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=vDZm1zppmo3l3q3lmhK+zXt0U8Zq+AFAN4I4q8dsSDI=; b=dIwA7ae70JWI2E tQ5VxiojtoPb7YTnxAGOmNXO2bHNhJlo2Clo75gD0WNaUcMJodprVPp1wo230Tmu5j6H6jpAITmDy +1l3qhRJ9E4RCWc8qdhHr4adOsc4sJ7ED6EPDGFXpLxgKi1wauJquO4wTom3sIl0WCordMcy0GWaA Rx4Iz0puj6sHZ1P5JXXjVE0PwxqEFaaasnz8UD22/XP6WQIWdTwhTD4TPzDaxuaJOvDh3BFBPgbjh qFFZsU++aRUhG+optpIGj3pORP2SaC06Ivv7+6xE1TDzxTthAiny0U/QTFYJWrK3LYvnA5djwBuIE uPSI5F3CJfXxnsxw9cMg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oWCQw-000gOY-EW; Thu, 08 Sep 2022 07:58:46 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oWCQs-000gLb-PL for linux-arm-kernel@lists.infradead.org; Thu, 08 Sep 2022 07:58:45 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1662623923; x=1694159923; h=from:to:subject:date:message-id:references:in-reply-to: content-id:content-transfer-encoding:mime-version; bh=SsrN03vp5se9Eo2OO9FoVAHPFgoVVVlF9cqij5oB24A=; b=CBnqGXkqWJljZzvkf8c/Rig4hPyef/pQXqSRF+3BMiLVjpXy1ap2Fove sTs+SQeIMvwU0LqHp9In9EnrR0BXq4b3vauLqxdAcUntDffoyteteOCQP ihaBJVDZ8TH4locZm46OQzp2v5JveC8HQh7dthyRnZsvZLyQfUrnrZT+t osDEgyX867v42pbc2lprpFETYhEumEL+pqwZdlFrELKLzd7byYUlbOmAV LDjYShIOJZ5zFaFadE4gQJ34nYL1xAKlY+g6jqV6fsAkvu3QuEVsTo7Tw 43cqBM3/vxz0bHrq+3te9n/hbRKjlYIzISOQGoKULUC+W5o/1uofMac2B Q==; X-IronPort-AV: E=Sophos;i="5.93,299,1654585200"; d="scan'208";a="179528856" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 Sep 2022 00:58:43 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12; Thu, 8 Sep 2022 00:58:41 -0700 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.12 via Frontend Transport; Thu, 8 Sep 2022 00:58:41 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=HF4chsZ91Y7e0LnOcgrtubi0hABd5MiMwrvUV1eCFpg1yyajofjtx0ilmLRVaoPU3Dv2RwIVuuKXNPhpW2HCwucmasp7JnWmZR03jYOz3/c1g30vEu8mppjTfgyZTllRWhzu7F19yMFt3l0fX4iQcacB7jjuUbWwXl5rn11DQLSt/aXzi/jipSvkGUMiIKr++PdTGY6ty5QMWoZmC6mQT9nRqJcW8uKMoSTp52wavf5wYdueLzNa1aenJ05mT3ZSyTUkusAwJVnvYHDufAaNE4yInQseUUEX7iO+WEvzR9xbwcM2eTNXzLCLlMZq1lxgqKXmmZEJvdcsHGhnVeB/fA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SsrN03vp5se9Eo2OO9FoVAHPFgoVVVlF9cqij5oB24A=; b=dwHXGVoi4aYb3FpUNLgifHjneyaqj/rpyzlOXTUG2d7ZqYqOcIugyh2tIht5qXt605Y813jdq7oxYOSVVuwwyTg7MOBGntmBXhTBE0npYHv80w+JEZsdpoxOwaCSy9Xr079Y4twlUUL9cUNfZt+W5KAdAalV4O5n/J1h6aORXDYQiL9b1Kpp9MPzXY/mAGor5kbDuZwLFU4BvkuiTqm8VKMB2pvguZfenWwkQBvZLfj+D4nSUr8ex3T2hiBGHZciEbMGPYD8Z31LciyjGx/RtKQjuA35aTWOj27Ott2qvCJd96BIFqT6853oLRmO5VZAChN1Ngw0f7iqVzsGOdYZFw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SsrN03vp5se9Eo2OO9FoVAHPFgoVVVlF9cqij5oB24A=; b=ayKZkxuliO722KYvOLw8m9BUo4Avi1xZuGzTFkSJhhPLMoWA6mpdsLUaSLHbwnk7GBA0ljntPIjlx1N2ADFmNooC7jbLjuAYU//p3PZMT4OroDopAHhxRScujGedGHuGUkkoEpBO5meYRZKb0keJChuH60TZxUF9dbbrpdPFM20= Received: from BN6PR11MB1953.namprd11.prod.outlook.com (2603:10b6:404:105::14) by SJ0PR11MB4816.namprd11.prod.outlook.com (2603:10b6:a03:2ad::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5588.10; Thu, 8 Sep 2022 07:58:37 +0000 Received: from BN6PR11MB1953.namprd11.prod.outlook.com ([fe80::a159:97ec:24bc:6610]) by BN6PR11MB1953.namprd11.prod.outlook.com ([fe80::a159:97ec:24bc:6610%11]) with mapi id 15.20.5588.014; Thu, 8 Sep 2022 07:58:37 +0000 From: To: , , , , , , , , , , , , , , , Subject: Re: [linux][PATCH 5/6] ARM: dts: at91: sam9x60: Add missing flexcom definitions Thread-Topic: [linux][PATCH 5/6] ARM: dts: at91: sam9x60: Add missing flexcom definitions Thread-Index: AQHYw1jM3pvlS/g3F0yzbMnIEMs4FA== Date: Thu, 8 Sep 2022 07:58:36 +0000 Message-ID: <4283376f-a406-0058-3e8a-ad0c7cdbec68@microchip.com> References: <20220907092054.29915-1-Hari.PrasathGE@microchip.com> <20220907092054.29915-6-Hari.PrasathGE@microchip.com> In-Reply-To: <20220907092054.29915-6-Hari.PrasathGE@microchip.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: user-agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.11.0 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=microchip.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: d285d4a5-89a9-4926-eeea-08da916fef5a x-ms-traffictypediagnostic: SJ0PR11MB4816:EE_ x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: /sruDnDx+xGHUwOOpasbET4BzQNImO+HyZy+8rpxxZs29Sku0NqwF3Hjc5hqMAAK5K1WK3UXfJgfzY19zQWYWcbwUwT4S5MyHIiWAB+wt+4ti1KzoQfRofhBxQLDm3l8Vtj+O1IL383D3kmv3W8qhdAuNuPvT+GXG3ddXuL0XHKqOkwQxOh/Flw+un+G7v+d89Ab+HhDR0Ze0rJd5hHUrgGiqlrVwCvYtkS/Tw6hszrShdHXjOekdAGephm3Jhmomp0Wp3j5pNy+jC534gCIWtDBDvWJ9uBF9erHMY/VcHzIY9c6Z7yRtXxDKMedLx93pmkkLwsCqjCwX5y5idKBK24jKMMff/EMVOVUQwb+bghX5YHD1F2XVK/NU+2oknjD2M7IMtrk4Uo/94KeWcJ2atDUZTbvQ8PjttBDElYw+zqTtsTxhP/VErI3FfxpIRbCevibkYuRUN1HImJOs5whn4cvc/AvoJ8ZuLiXnWQ0IDeMKqWgwXM8XyeLDm5F3URbMV7ns3362MuwBaW9OemXZM5CMw7rs5me3rUq5Djl/vyiuHDsybHLvhsu1oNmV1yy0GWn+9z0oYHVaA8E7OE1daR/ESipcAnRCWgg2erGB+k4b8JkbIS2MCYeevq7tJZ8dNS/67lvtarB+T6H/tVWza20917ued6Ct1cGJrlHgJ2hrO3zqA0tpWQwDcJVaRcoBOnngGlWrlj+U9hLDcT0l2ZvLc65wp+BnySJXvZYjSLVZMoBtiXp/FgebT4M1xjwbkY3Nhw6Uti5Jm5Qjd5vhJmK7olDSac5E78gR2Q6a0fr4WTkEoFHORBnsHTN4KeJ0IPqGg9okseqEelIAmVMAQUoj389SOcR3e5n9Nd1mTc= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN6PR11MB1953.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(396003)(376002)(39860400002)(346002)(136003)(366004)(186003)(26005)(53546011)(71200400001)(921005)(31696002)(6512007)(6486002)(86362001)(41300700001)(478600001)(122000001)(2616005)(38070700005)(83380400001)(38100700002)(6506007)(316002)(31686004)(2906002)(66556008)(8676002)(30864003)(66446008)(6636002)(66476007)(66946007)(110136005)(7416002)(64756008)(36756003)(76116006)(91956017)(5660300002)(8936002)(43740500002)(45980500001)(559001)(579004);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?OXNiQ2FxbkFqNmNTSFIvdDVWaTRKWFViVzN5WkxVaExBR2FaTG9oK0tsb2lO?= =?utf-8?B?dWZxTTlaMkVpTllMajZ3eGpUeDdXaE90dUJscGsvdlU1b29aMEttQnkyOG90?= =?utf-8?B?SnFIYkozbkJMRXJMYnl4YkVqd0RieXR3V3VRb0xnU0xzQ0JpN1J3Vnh1dmx6?= =?utf-8?B?V0xVbzJ6V3QwdGd1L0VtTXlYK2U5WEllZUhYSkJYelVqOTREZGNMNFdmeDJX?= =?utf-8?B?cXJ1aUhnOVhDUnU3dEhjUjZqU3Vhb05hTHh0RUwyU2FzTjFMM3hvODhxRm1O?= =?utf-8?B?MFJjbCtZNzZiUkNGdmFuOGdDUFZqSThGMytEUXp3c2oxYVhjdjNqNUR1M0FE?= =?utf-8?B?cXlEeFhuci81MTZIZ3NQM25xR1JPd0JBclBacHZXZlVWM1F4YzVtWHk3YlND?= =?utf-8?B?NjhybnZyRnhjclNPLzQ5dzJNUnZGcFAzZTdoUmpEOXFXOWg2R0FVNUJJY0VV?= =?utf-8?B?TUJRakpKY3gxbml3Y3ZaNzd5dmhTRW5mRURHS2dmQ3BvYnI5YW1jbmNiSmY5?= =?utf-8?B?Q1JYTkNhaGltazNhU0txaml3U0lLbzFPeFUyR1NzOXUxMmRnVkZmOElQbWVa?= =?utf-8?B?Y0lhdGZocHk5dDlFalZ1MjNyQUFyU1p0cFA3MHVlc1l1UVlSdElMbEtvUU9l?= =?utf-8?B?eUg0WDI5Z0g5SzVNSEJjVUluTU5pSG9wQjlNVUM4VFk0TzFiWk5XOWFEZ3Bt?= =?utf-8?B?dStKdlhBQjE5bHZxb0RlbUZ2N3RCZkdtL1BXNFBldFJwbnZLWXhNdkkwU05s?= =?utf-8?B?WTU0UU5vTG5QMU4zYnhFN1Bab1JJbkswTVpJZmp1YWhHRlhXTXVkQnp0UkZ6?= =?utf-8?B?QUhnL09GRzZLb2VkNEIyaThsbVA4WFhKTzg3Zm1PelVXWVBITEkxbE5EVWpO?= =?utf-8?B?RkFOUTlZK1IzaER0Z3Z4cE5vaGNYZUJrRm9zcjMxcE5oTys3aE5CbzJBTzNZ?= =?utf-8?B?SXUxZUE3bXlPSUgwMGhJbVovbGtWVmJGWEpVVEJYclhHUy9ka1VXSGM1YUM3?= =?utf-8?B?ZWZFcDR6MDNaZFdWRHFPMjg5UGYySVd4Y1RCWnNKcVp4OFFCWk1mdVkzaHJG?= =?utf-8?B?RG9GRVZXblZSNnFmN1JFQ0lJMWgzbUg1SmZmT0FZbS9qRXRnWndjTjh2WW56?= =?utf-8?B?cmxtYmplSkhYSEpIcXB2cTk1cjRQZW10aWVMc1NlVzZmQkhZN21mNUtvaVVq?= =?utf-8?B?b1V3dVZtWCs2aXFNcTlPU3lZb1pEbVExSHJDQzVWL2FwNmt2NHo2SWxxamx6?= =?utf-8?B?VzRpNXVRNWRZbVB6aEEzS0s4ZlQ1R1RLbmtRaCtaSmxhNHNnRVRadXltc2xT?= =?utf-8?B?S1lINmc1aEROd0NnT1M3Y0xLNDlNUjNrbkU1dDZ0SllmY0Rnd1cvYkErcjlz?= =?utf-8?B?UDJ5ck90akl2bzhHMmdsci9pVG42NklvYWRndm1takplRk5PMmgzaXU0bWlJ?= =?utf-8?B?QTRjNGk3Y0lWSmdubFcyQVdxUDRXbFN3QU1WZnE3eEtIWmdjRTBueTBZbElv?= =?utf-8?B?RFBhalVpNTBRTHhmSS94WjR3U2hwWkFOR3Z2NjZ2NllEcnNibUNhQTUzbGMv?= =?utf-8?B?eW54ZU9ha0U3SzNPNmQzbWtjcDZxR0d0b3Y5bUhtNEY3VkpzOVB4bENGbms3?= =?utf-8?B?T0dFTzlrUDhWbWNsTnAvZWN6RlVrakd2dm1ndDhYSldWYitkSHY0WEJJc3FG?= =?utf-8?B?enliMVRkTUd2cU5GaGl4WkhNL3BpWEdvWVB2WlU1ekY4aURVcUJkaVN1TlpQ?= =?utf-8?B?TUd2YzZwalFaUWhhdEhEWDkraXRTaW5HQlFjeWVDRG16N0ZRRE15dng2UGky?= =?utf-8?B?OHdlR0dGSkVaQ2xpdkg4ejduM2k3UDJWT1I4WUNHa3Y4dDlNNXRJSjRnNVNM?= =?utf-8?B?cjhFZkxSNmp5Tkp0cHkvOHJvNHBwam50WDJEcmhCcnlkRVhsODN2MU44SDBN?= =?utf-8?B?VU1CblZ1TVN4RFNZUkJSbWJ6UzJZK21tUlJIakg2bUZmLzJKeVNjbzExSEht?= =?utf-8?B?dCthNEgrb0VZOHpiY0RyQlgxMFd2L21EbEZsck1Jd29TYm4wdU41L1FDWVQz?= =?utf-8?B?M2NnKzNuenI1Y0RMbzYxNzVXcGx0UzROV1VQZ2dua09MTndrellNaFh1Mklp?= =?utf-8?B?d2MrSFNHTytraFJmaXR2Ui9mNjNOdVlxS1hibXNZWUVaQnJQbnNjVS9HU3E0?= =?utf-8?B?QWc9PQ==?= Content-ID: <6498D9AFD6C93540B2EE89FF5E566968@namprd11.prod.outlook.com> MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BN6PR11MB1953.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: d285d4a5-89a9-4926-eeea-08da916fef5a X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Sep 2022 07:58:36.9145 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 5dHCNdOSnD+9tKSXwLGZ664Wp+tCGURaJZXu14sa9wkJgDB5rJlgYivzx237L5+46rYRK0Y99lYLNkO/+Nen6Gir1QY7X5J2d+j5QYPBkcQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR11MB4816 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220908_005842_890884_3AC5D5E1 X-CRM114-Status: GOOD ( 14.73 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 07.09.2022 12:20, Hari Prasath wrote: > From: Durai Manickam KR > > Added the missing flexcom functions for all the flexcom nodes. Did you got the chance to test all these? > > Signed-off-by: Manikandan M > Signed-off-by: Durai Manickam KR > Signed-off-by: Hari Prasath > --- > arch/arm/boot/dts/sam9x60.dtsi | 547 +++++++++++++++++++++++++++++++++ > 1 file changed, 547 insertions(+) > > diff --git a/arch/arm/boot/dts/sam9x60.dtsi b/arch/arm/boot/dts/sam9x60.dtsi > index feeabc53e0ec..1c580c3ba7c3 100644 > --- a/arch/arm/boot/dts/sam9x60.dtsi > +++ b/arch/arm/boot/dts/sam9x60.dtsi > @@ -170,6 +170,27 @@ > ranges = <0x0 0xf0000000 0x800>; > status = "disabled"; > > + uart4: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > spi4: spi@400 { > compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > reg = <0x400 0x200>; > @@ -188,6 +209,24 @@ > atmel,fifo-size = <16>; > status = "disabled"; > }; > + > + i2c4: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <13 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 13>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(8))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(9))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > flx5: flexcom@f0004000 { > @@ -219,6 +258,43 @@ > atmel,fifo-size = <16>; > status = "disabled"; > }; > + > + spi5: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c5: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <14 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(10))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(11))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > dma0: dma-controller@f0008000 { > @@ -290,6 +366,45 @@ > #size-cells = <1>; > ranges = <0x0 0xf0020000 0x800>; > status = "disabled"; > + > + uart11: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <32 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(22))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(23))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c11: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <32 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(22))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(23))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > flx12: flexcom@f0024000 { > @@ -300,6 +415,45 @@ > #size-cells = <1>; > ranges = <0x0 0xf0024000 0x800>; > status = "disabled"; > + > + uart12: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(24))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(25))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c12: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(24))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(25))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > pit64b: timer@f0028000 { > @@ -419,6 +573,27 @@ > ranges = <0x0 0xf8010000 0x800>; > status = "disabled"; > > + uart6: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <9 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(12))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(13))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > i2c6: i2c@600 { > compatible = "microchip,sam9x60-i2c"; > reg = <0x600 0x200>; > @@ -446,6 +621,45 @@ > #size-cells = <1>; > ranges = <0x0 0xf8014000 0x800>; > status = "disabled"; > + > + uart7: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <10 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(14))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(15))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c7: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <10 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 10>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(14))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(15))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > flx8: flexcom@f8018000 { > @@ -456,15 +670,96 @@ > #size-cells = <1>; > ranges = <0x0 0xf8018000 0x800>; > status = "disabled"; > + > + uart8: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <11 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(16))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(17))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c8: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <11 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(16))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(17))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > flx0: flexcom@f801c000 { > compatible = "atmel,sama5d2-flexcom"; > reg = <0xf801c000 0x200>; > clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + #address-cells = <1>; > + #size-cells = <1>; > ranges = <0x0 0xf801c000 0x800>; > status = "disabled"; > > + uart0: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi0: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <5 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(0))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(1))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > i2c0: i2c@600 { > compatible = "microchip,sam9x60-i2c"; > reg = <0x600 0x200>; > @@ -494,6 +789,64 @@ > #size-cells = <1>; > ranges = <0x0 0xf8020000 0x800>; > status = "disabled"; > + > + uart1: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi1: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c1: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <6 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(2))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(3))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > flx2: flexcom@f8024000 { > @@ -504,6 +857,64 @@ > #size-cells = <1>; > ranges = <0x0 0xf8024000 0x800>; > status = "disabled"; > + > + uart2: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi2: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c2: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <7 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(4))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(5))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > flx3: flexcom@f8028000 { > @@ -514,6 +925,64 @@ > #size-cells = <1>; > ranges = <0x0 0xf8028000 0x800>; > status = "disabled"; > + > + uart3: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + spi3: spi@400 { > + compatible = "microchip,sam9x60-spi", "atmel,at91rm9200-spi"; > + reg = <0x400 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + clock-names = "spi_clk"; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c3: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <8 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(6))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(7))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > macb0: ethernet@f802c000 { > @@ -579,6 +1048,45 @@ > #size-cells = <1>; > ranges = <0x0 0xf8040000 0x800>; > status = "disabled"; > + > + uart9: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <15 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(18))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(19))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c9: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <15 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(18))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(19))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > flx10: flexcom@f8044000 { > @@ -589,6 +1097,45 @@ > #size-cells = <1>; > ranges = <0x0 0xf8044000 0x800>; > status = "disabled"; > + > + uart10: serial@200 { > + compatible = "microchip,sam9x60-usart", "atmel,at91sam9260-usart"; > + reg = <0x200 0x200>; > + interrupts = <16 IRQ_TYPE_LEVEL_HIGH 7>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(20))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(21))>; > + dma-names = "tx", "rx"; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + clock-names = "usart"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > + > + i2c10: i2c@600 { > + compatible = "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <16 IRQ_TYPE_LEVEL_HIGH 7>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 16>; > + dmas = <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(20))>, > + <&dma0 > + (AT91_XDMAC_DT_MEM_IF(0) | > + AT91_XDMAC_DT_PER_IF(1) | > + AT91_XDMAC_DT_PERID(21))>; > + dma-names = "tx", "rx"; > + atmel,fifo-size = <16>; > + status = "disabled"; > + }; > }; > > isi: isi@f8048000 { _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel