From: "Andrew Jeffery" <andrew@aj.id.au>
To: "Ryan Chen" <ryan_chen@aspeedtech.com>,
"Chia-Wei, Wang" <chiawei_wang@aspeedtech.com>,
"Joel Stanley" <joel@jms.id.au>
Cc: Robert Lippert <rlippert@google.com>,
linux-aspeed <linux-aspeed@lists.ozlabs.org>,
Corey Minyard <minyard@acm.org>,
OpenBMC Maillist <openbmc@lists.ozlabs.org>,
Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
Cyril Bur <cyrilbur@gmail.com>, Rob Herring <robh+dt@kernel.org>,
Haiyue Wang <haiyue.wang@linux.intel.com>,
Linus Walleij <linus.walleij@linaro.org>,
Linux ARM <linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH 0/4] Remove LPC register partitioning
Date: Wed, 30 Sep 2020 15:41:41 +0930 [thread overview]
Message-ID: <485ec282-568f-458c-a91e-14c89415b8e5@www.fastmail.com> (raw)
In-Reply-To: <HK0PR06MB33800F282095AA96884B2FC0F2350@HK0PR06MB3380.apcprd06.prod.outlook.com>
On Mon, 28 Sep 2020, at 17:13, Ryan Chen wrote:
> Hello Joel & Andrew,
> Those patches are more organize for ASPEED SOC LPC register layout.
> Does those patches have any feedback?
I support getting the problem fixed. However, the series also needs to fix the
LPC devicetree binding at
Documentation/devicetree/bindings/mfd/aspeed-lpc.txt
What's proposed isn't backwards compatible. We need to agree that a breaking
change is the way we want to go and get Rob's buy-in. Given the impact of the
change I'd prefer we don't try to maintain backwards compatibility. All known
users of the binding ship the dtb with the kernel.
Can we get a v2 with the binding documentation fixed? That will probably need
some review.
Andrew
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
prev parent reply other threads:[~2020-09-30 6:13 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-11 3:46 [PATCH 0/4] Remove LPC register partitioning Chia-Wei, Wang
2020-09-11 3:46 ` [PATCH 1/4] ARM: dts: Remove LPC BMC and Host partitions Chia-Wei, Wang
2020-09-11 3:46 ` [PATCH 2/4] soc: aspeed: Fix LPC register offsets Chia-Wei, Wang
2020-09-11 3:46 ` [PATCH 3/4] ipmi: kcs: " Chia-Wei, Wang
2020-09-11 3:46 ` [PATCH 4/4] pinctrl: aspeed-g5: " Chia-Wei, Wang
2020-09-29 12:42 ` Linus Walleij
2020-10-01 0:42 ` Andrew Jeffery
2020-09-11 4:03 ` [PATCH 0/4] Remove LPC register partitioning Joel Stanley
2020-09-11 4:45 ` Andrew Jeffery
2020-09-11 8:21 ` ChiaWei Wang
2020-09-28 7:43 ` Ryan Chen
2020-09-30 6:11 ` Andrew Jeffery [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=485ec282-568f-458c-a91e-14c89415b8e5@www.fastmail.com \
--to=andrew@aj.id.au \
--cc=chiawei_wang@aspeedtech.com \
--cc=cyrilbur@gmail.com \
--cc=haiyue.wang@linux.intel.com \
--cc=joel@jms.id.au \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-kernel@vger.kernel.org \
--cc=minyard@acm.org \
--cc=openbmc@lists.ozlabs.org \
--cc=rlippert@google.com \
--cc=robh+dt@kernel.org \
--cc=ryan_chen@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).