From: Matthias Brugger <matthias.bgg@gmail.com>
To: Weiyi Lu <weiyi.lu@mediatek.com>, Rob Herring <robh@kernel.org>,
Stephen Boyd <sboyd@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>
Cc: James Liao <jamesjj.liao@mediatek.com>,
srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org,
linux-mediatek@lists.infradead.org,
Wendell Lin <wendell.lin@mediatek.com>,
linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 7/9] clk: mediatek: Fix asymmetrical PLL enable and disable control
Date: Thu, 1 Oct 2020 16:15:43 +0200 [thread overview]
Message-ID: <516a5f5b-f5af-0362-a73e-97b3db7300aa@gmail.com> (raw)
In-Reply-To: <1599103380-4155-8-git-send-email-weiyi.lu@mediatek.com>
On 03/09/2020 05:22, Weiyi Lu wrote:
> The en_mask actually is a combination of divider enable mask
> and pll enable bit(bit0).
> Before this patch, we enabled both divider mask and bit0 in prepare(),
> but only cleared the bit0 in unprepare().
> Now, setting the enable register(CON0) in 2 steps: first divider mask,
> then bit0 during prepare(), vice versa.
> Hence, en_mask will only be used as divider enable mask.
> Meanwhile, all the SoC PLL data are updated.
>
> Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
> ---
> drivers/clk/mediatek/clk-mt2701.c | 26 +++++++++++++-------------
> drivers/clk/mediatek/clk-mt2712.c | 30 +++++++++++++++---------------
> drivers/clk/mediatek/clk-mt6765.c | 20 ++++++++++----------
> drivers/clk/mediatek/clk-mt6779.c | 24 ++++++++++++------------
> drivers/clk/mediatek/clk-mt6797.c | 20 ++++++++++----------
> drivers/clk/mediatek/clk-mt7622.c | 18 +++++++++---------
> drivers/clk/mediatek/clk-mt7629.c | 12 ++++++------
> drivers/clk/mediatek/clk-mt8173.c | 28 ++++++++++++++--------------
> drivers/clk/mediatek/clk-mt8183.c | 22 +++++++++++-----------
> drivers/clk/mediatek/clk-pll.c | 16 ++++++++++++----
> 10 files changed, 112 insertions(+), 104 deletions(-)
>
[...]
>
> diff --git a/drivers/clk/mediatek/clk-pll.c b/drivers/clk/mediatek/clk-pll.c
> index f440f2cd..e0b00bc 100644
> --- a/drivers/clk/mediatek/clk-pll.c
> +++ b/drivers/clk/mediatek/clk-pll.c
> @@ -247,10 +247,14 @@ static int mtk_pll_prepare(struct clk_hw *hw)
> writel(r, pll->pwr_addr);
> udelay(1);
>
> - r = readl(pll->base_addr + REG_CON0);
> - r |= pll->data->en_mask;
> + r = readl(pll->base_addr + REG_CON0) | CON0_BASE_EN;
> writel(r, pll->base_addr + REG_CON0);
>
> + if (pll->data->en_mask) {
> + r = readl(pll->base_addr + REG_CON0) | pll->data->en_mask;
> + writel(r, pll->base_addr + REG_CON0);
> + }
> +
I think a better approach here would be to add a flag to mtk_pll_data instead of
changing all drivers in one big patch. This will allow you to add the driver
that needs to write the en_mask after writing CON0_BASE_EN more easily. And it
will later allow you to change the remaining driver one by one until all are
using the new flag.
Regards,
Matthias
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-10-01 14:17 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-03 3:22 [PATCH v3 0/9] Mediatek MT8192 clock support Weiyi Lu
2020-09-03 3:22 ` [PATCH v3 1/9] dt-bindings: ARM: Mediatek: Document bindings for MT8192 BSP Weiyi Lu
2020-09-03 3:22 ` [PATCH v3 2/9] dt-bindings: ARM: Mediatek: Document bindings for MT8192 Audio Weiyi Lu
2020-09-03 3:22 ` [PATCH v3 3/9] dt-bindings: ARM: Mediatek: Document bindings for MT8192 Multimedia Weiyi Lu
2020-09-03 3:22 ` [PATCH v3 4/9] dt-bindings: ARM: Mediatek: Document bindings for MT8192 Camera Weiyi Lu
2020-09-03 3:22 ` [PATCH v3 5/9] dt-bindings: ARM: Mediatek: Document bindings for MT8192 APU and GPU Weiyi Lu
2020-09-03 3:22 ` [PATCH v3 6/9] clk: mediatek: Add dt-bindings for MT8192 clocks Weiyi Lu
2020-09-03 3:22 ` [PATCH v3 7/9] clk: mediatek: Fix asymmetrical PLL enable and disable control Weiyi Lu
2020-10-01 14:15 ` Matthias Brugger [this message]
2020-09-03 3:22 ` [PATCH v3 8/9] clk: mediatek: Add configurable enable control to mtk_pll_data Weiyi Lu
2020-10-01 14:17 ` [PATCH v3 0/9] Mediatek MT8192 clock support Matthias Brugger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=516a5f5b-f5af-0362-a73e-97b3db7300aa@gmail.com \
--to=matthias.bgg@gmail.com \
--cc=drinkcat@chromium.org \
--cc=jamesjj.liao@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=srv_heupstream@mediatek.com \
--cc=weiyi.lu@mediatek.com \
--cc=wendell.lin@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).