From: xuwei5@hisilicon.com (Wei Xu)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 03/11] arm64: dts: hi6220: Update coresight bindings for hardware ports
Date: Fri, 21 Sep 2018 15:06:34 +0100 [thread overview]
Message-ID: <5BA4FAEA.3010502@hisilicon.com> (raw)
In-Reply-To: <20180912135352.19722-4-suzuki.poulose@arm.com>
Hi Suzuki,
On 2018/9/12 14:53, Suzuki K Poulose wrote:
> Switch to updated coresight bindings for hw ports.
>
> Cc: xuwei5 at hisilicon.com
> Cc: lipengcheng8 at huawei.com
> Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
> Tested-by: Leo Yan <leo.yan@linaro.org>
> Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Thanks!
Applied to the hisilicon dt tree.
Best Regards,
Wei
> ---
> .../boot/dts/hisilicon/hi6220-coresight.dtsi | 181 +++++++++---------
> 1 file changed, 86 insertions(+), 95 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> index 7afee5d5087b..68c52f1149be 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> @@ -20,22 +20,18 @@
> clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> clock-names = "apb_pclk";
>
> - ports {
> - #address-cells = <1>;
> - #size-cells = <0>;
> -
> - port at 0 {
> - reg = <0>;
> + out-ports {
> + port {
> soc_funnel_out: endpoint {
> remote-endpoint =
> <&etf_in>;
> };
> };
> + };
>
> - port at 1 {
> - reg = <0>;
> + in-ports {
> + port {
> soc_funnel_in: endpoint {
> - slave-mode;
> remote-endpoint =
> <&acpu_funnel_out>;
> };
> @@ -49,21 +45,17 @@
> clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> clock-names = "apb_pclk";
>
> - ports {
> - #address-cells = <1>;
> - #size-cells = <0>;
> -
> - port at 0 {
> - reg = <0>;
> + in-ports {
> + port {
> etf_in: endpoint {
> - slave-mode;
> remote-endpoint =
> <&soc_funnel_out>;
> };
> };
> + };
>
> - port at 1 {
> - reg = <0>;
> + out-ports {
> + port {
> etf_out: endpoint {
> remote-endpoint =
> <&replicator_in>;
> @@ -77,20 +69,20 @@
> clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> clock-names = "apb_pclk";
>
> - ports {
> - #address-cells = <1>;
> - #size-cells = <0>;
> -
> - port at 0 {
> - reg = <0>;
> + in-ports {
> + port {
> replicator_in: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etf_out>;
> };
> };
> + };
>
> - port at 1 {
> + out-ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + port at 0 {
> reg = <0>;
> replicator_out0: endpoint {
> remote-endpoint =
> @@ -98,7 +90,7 @@
> };
> };
>
> - port at 2 {
> + port at 1 {
> reg = <1>;
> replicator_out1: endpoint {
> remote-endpoint =
> @@ -114,14 +106,9 @@
> clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> clock-names = "apb_pclk";
>
> - ports {
> - #address-cells = <1>;
> - #size-cells = <0>;
> -
> - port at 0 {
> - reg = <0>;
> + in-ports {
> + port {
> etr_in: endpoint {
> - slave-mode;
> remote-endpoint =
> <&replicator_out0>;
> };
> @@ -135,14 +122,9 @@
> clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> clock-names = "apb_pclk";
>
> - ports {
> - #address-cells = <1>;
> - #size-cells = <0>;
> -
> - port at 0 {
> - reg = <0>;
> + in-ports {
> + port {
> tpiu_in: endpoint {
> - slave-mode;
> remote-endpoint =
> <&replicator_out1>;
> };
> @@ -156,85 +138,78 @@
> clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> clock-names = "apb_pclk";
>
> - ports {
> - #address-cells = <1>;
> - #size-cells = <0>;
> -
> - port at 0 {
> - reg = <0>;
> + out-ports {
> + port {
> acpu_funnel_out: endpoint {
> remote-endpoint =
> <&soc_funnel_in>;
> };
> };
> + };
>
> - port at 1 {
> + in-ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + port at 0 {
> reg = <0>;
> acpu_funnel_in0: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm0_out>;
> };
> };
>
> - port at 2 {
> + port at 1 {
> reg = <1>;
> acpu_funnel_in1: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm1_out>;
> };
> };
>
> - port at 3 {
> + port at 2 {
> reg = <2>;
> acpu_funnel_in2: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm2_out>;
> };
> };
>
> - port at 4 {
> + port at 3 {
> reg = <3>;
> acpu_funnel_in3: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm3_out>;
> };
> };
>
> - port at 5 {
> + port at 4 {
> reg = <4>;
> acpu_funnel_in4: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm4_out>;
> };
> };
>
> - port at 6 {
> + port at 5 {
> reg = <5>;
> acpu_funnel_in5: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm5_out>;
> };
> };
>
> - port at 7 {
> + port at 6 {
> reg = <6>;
> acpu_funnel_in6: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm6_out>;
> };
> };
>
> - port at 8 {
> + port at 7 {
> reg = <7>;
> acpu_funnel_in7: endpoint {
> - slave-mode;
> remote-endpoint =
> <&etm7_out>;
> };
> @@ -251,10 +226,12 @@
>
> cpu = <&cpu0>;
>
> - port {
> - etm0_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in0>;
> + out-ports {
> + port {
> + etm0_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in0>;
> + };
> };
> };
> };
> @@ -268,10 +245,12 @@
>
> cpu = <&cpu1>;
>
> - port {
> - etm1_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in1>;
> + out-ports {
> + port {
> + etm1_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in1>;
> + };
> };
> };
> };
> @@ -285,10 +264,12 @@
>
> cpu = <&cpu2>;
>
> - port {
> - etm2_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in2>;
> + out-ports {
> + port {
> + etm2_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in2>;
> + };
> };
> };
> };
> @@ -302,10 +283,12 @@
>
> cpu = <&cpu3>;
>
> - port {
> - etm3_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in3>;
> + out-ports {
> + port {
> + etm3_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in3>;
> + };
> };
> };
> };
> @@ -319,10 +302,12 @@
>
> cpu = <&cpu4>;
>
> - port {
> - etm4_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in4>;
> + out-ports {
> + port {
> + etm4_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in4>;
> + };
> };
> };
> };
> @@ -336,10 +321,12 @@
>
> cpu = <&cpu5>;
>
> - port {
> - etm5_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in5>;
> + out-ports {
> + port {
> + etm5_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in5>;
> + };
> };
> };
> };
> @@ -353,10 +340,12 @@
>
> cpu = <&cpu6>;
>
> - port {
> - etm6_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in6>;
> + out-ports {
> + port {
> + etm6_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in6>;
> + };
> };
> };
> };
> @@ -370,10 +359,12 @@
>
> cpu = <&cpu7>;
>
> - port {
> - etm7_out: endpoint {
> - remote-endpoint =
> - <&acpu_funnel_in7>;
> + out-ports {
> + port {
> + etm7_out: endpoint {
> + remote-endpoint =
> + <&acpu_funnel_in7>;
> + };
> };
> };
> };
>
next prev parent reply other threads:[~2018-09-21 14:06 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-12 13:53 [PATCH v2 00/11] dts: Update coresight device tree bindings Suzuki K Poulose
2018-09-12 13:53 ` [PATCH v2 01/11] coresight: dts: binding: Fix example for TPIU component Suzuki K Poulose
2018-09-26 20:30 ` Rob Herring
2018-09-12 13:53 ` [PATCH v2 02/11] coresight: dts: binding: Update coresight binding examples Suzuki K Poulose
2018-09-12 13:53 ` [PATCH v2 03/11] arm64: dts: hi6220: Update coresight bindings for hardware ports Suzuki K Poulose
2018-09-21 14:06 ` Wei Xu [this message]
2018-09-12 13:53 ` [PATCH v2 04/11] arm64: dts: sc9836/sc9860: " Suzuki K Poulose
2018-09-27 8:51 ` Suzuki K Poulose
2018-09-27 9:18 ` Chunyan Zhang
2018-09-28 10:45 ` Arnd Bergmann
2018-09-28 11:09 ` Chunyan Zhang
2018-09-12 13:53 ` [PATCH v2 05/11] arm64: dts: msm8916: " Suzuki K Poulose
2018-09-27 8:18 ` Suzuki K Poulose
2018-09-30 17:12 ` Andy Gross
2018-09-12 13:53 ` [PATCH v2 06/11] arm: dts: hip04: " Suzuki K Poulose
2018-09-21 14:06 ` Wei Xu
2018-09-12 13:53 ` [PATCH v2 07/11] arm: dts: imx7: Update coresight binding " Suzuki K Poulose
2018-09-26 2:24 ` Shawn Guo
2018-09-12 13:53 ` [PATCH v2 08/11] arm: dts: omap: Update coresight bindings " Suzuki K Poulose
2018-09-20 22:01 ` Tony Lindgren
2018-09-12 13:53 ` [PATCH v2 09/11] arm: dts: qcom: " Suzuki K Poulose
2018-09-12 13:53 ` [PATCH v2 10/11] arm: dts: sama5d2: " Suzuki K Poulose
2018-09-19 17:12 ` Alexandre Belloni
2018-09-12 13:53 ` [PATCH v2 11/11] arm: dts: ste-dbx5x0: Update coresight bindings for hardware port Suzuki K Poulose
2018-09-14 8:43 ` Linus Walleij
2018-09-14 8:58 ` Suzuki K Poulose
2018-09-20 22:02 ` Linus Walleij
2018-09-21 9:24 ` Suzuki K Poulose
2018-09-19 23:29 ` [PATCH v2 00/11] dts: Update coresight device tree bindings Mathieu Poirier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5BA4FAEA.3010502@hisilicon.com \
--to=xuwei5@hisilicon.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).