From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 30E02C4332F for ; Wed, 12 Oct 2022 19:01:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:Subject:Message-ID:Date:From: In-Reply-To:References:MIME-Version:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=waocPuUqw6fD7iKMVbOuhYcD71qj99ls7AirE6KIxug=; b=r52RBFzLkuXfHY Ivwebt3ZwEYnmqlpqvYS2m73yScyqvyGWiSgdMKJCxTgUHo4uOawGF2JHB70k1ktZbBsU8OTtxw3Q 30T1ValOgsoBIl+nqAz9NTPkbrL9Vly6qyKUCvXzP2MSZ3F3s+CoZ3F1+wYKlc1RAP6Om2cv0KU/n onH7aQ7fOMwbWLTtf80H22iKNs/Ob9LAkyA5kucW01eaJcGSyzfrvzo1p751bMm+8ofGfow9FdhI2 I1ZtRL0y4MjgPeWk5gf7JN0aCOvO/3EVBIx0PGqlNK9kkgsCz0M8vCHZIWNciY4Dsth761pJfEiMk /vPH2F4nUVSffWk4WmZQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oigyH-0095CM-Gd; Wed, 12 Oct 2022 19:00:49 +0000 Received: from mail-ej1-x62c.google.com ([2a00:1450:4864:20::62c]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oigy9-00957t-TP; Wed, 12 Oct 2022 19:00:43 +0000 Received: by mail-ej1-x62c.google.com with SMTP id q9so35408222ejd.0; Wed, 12 Oct 2022 12:00:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=kjhsuI/Z6GQOe2e/zNEe4d946JQ/hFUZIJZDiMDxcZs=; b=bNLW2l8ZMkxoyhYaq/Mh1uMqzXmJxJtVWWJVYc7im0ysg8sZLPjdPL+JqnFO9w6yJL 8gA8FKterjujW3nNQ1TK8O6+q/qiZ5TKcUN+TwQo4qBthHSuRknFmXe37lSwUWA/qN6o qpV6/4+nz7C+B/DJ6vYCbcmNrDHEMXeaqc3Hok+m4aAwU1ttq67pZ1J11niOlgrJMI5e IsIrmMwQYxWO5EavIq8r6ueId/+VBxRd+UDClg2ci/LC5fU1FWjWomcGY8VDjNFytlb0 ZzMgJfMqilLz+ACVZ6MgDEF1FEaAK09pz5xZQ6OO7qzyNFS/XfcXT99oSs6lCRS13R10 WVWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=kjhsuI/Z6GQOe2e/zNEe4d946JQ/hFUZIJZDiMDxcZs=; b=RE0vfZvxs83ESBV8wD/JX0X/Tc78/S0BlsfHpnGNMeNn+QTjvuh9fO3HMi8Ey0QEvf nQFeIl2uIINjICrkSVmkdBfan97anQj+YBQJBTp8W8QRj7IqWwL/cnxYftpD5Rl9xbwM lXberB+HWSxMQCnzI5sY/ysqAeaZ1XThh5N8PoYbhYM5ZzsXixUWtcEqp8P+Vi6g/5hH pPOp+D1baQReQ4URY4kjkj41rUHvHaWQUghRYUWAuvVGI74+rknOvvW6xb016dCuru+u QYPH+2SXvy7i71FLFxPWgy4dqKh6u8lidZtB7icEkjiBPWLDm3ZjybvH/dVGDdSNNjLK gEYQ== X-Gm-Message-State: ACrzQf1MmwBVqXuMXFwhSXryKC+HTzP9wQt45e8hSe08ACMff8/AMvQg vNtX1Bu6AaLLM39zP9bzgqPWJIQ4h2WJpKwWJIE= X-Google-Smtp-Source: AMsMyM4GRmbcLMxX+m/5cASM72GTHHI1Fm/kjxgLgJL5/pKlhwbCuKt0BVYY1gUEJsvJuYijKhRBe5x/wZc5wD8GsFg= X-Received: by 2002:a17:907:b07:b0:78d:ce2b:1999 with SMTP id h7-20020a1709070b0700b0078dce2b1999mr9976482ejl.267.1665601238329; Wed, 12 Oct 2022 12:00:38 -0700 (PDT) MIME-Version: 1.0 References: <20220929172356.301342-1-prabhakar.mahadev-lad.rj@bp.renesas.com> <57e454f4-6767-bf42-8337-ce1f486137ca@linaro.org> In-Reply-To: <57e454f4-6767-bf42-8337-ce1f486137ca@linaro.org> From: "Lad, Prabhakar" Date: Wed, 12 Oct 2022 20:00:11 +0100 Message-ID: Subject: Re: [RFC PATCH 0/2] RZ/G2UL separate out SoC specific parts To: Krzysztof Kozlowski Cc: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Samuel Holland , linux-riscv , Linux ARM , Linux-Renesas , DT , LKML , Biju Das , Lad Prabhakar X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221012_120041_993509_CBA34241 X-CRM114-Status: GOOD ( 22.31 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Krzysztof, On Wed, Oct 12, 2022 at 4:38 PM Krzysztof Kozlowski wrote: > > On 10/10/2022 05:41, Lad, Prabhakar wrote: > > Hi Rob, Krzysztof, > > > > On Thu, Sep 29, 2022 at 6:24 PM Prabhakar wrote: > >> > >> From: Lad Prabhakar > >> > >> Hi All, > >> > >> This patch series aims to split up the RZ/G2UL SoC DTSI into common parts > >> so that this can be shared with the RZ/Five SoC. > >> > >> Implementation is based on the discussion [0] where I have used option#2. > >> > >> The Renesas RZ/G2UL (ARM64) and RZ/Five (RISC-V) have almost the same > >> identical blocks to avoid duplication a base SoC dtsi (r9a07g043.dtsi) is > >> created which will be used by the RZ/G2UL (r9a07g043u.dtsi) and RZ/Five > >> (r9a07g043F.dtsi) > >> > >> Sending this as an RFC to get some feedback. > >> > >> r9a07g043f.dtsi will look something like below: > >> > >> #include > >> > >> #define SOC_PERIPHERAL_IRQ_NUMBER(nr) (nr + 32) > >> #define SOC_PERIPHERAL_IRQ(nr, na) SOC_PERIPHERAL_IRQ_NUMBER(nr) na > >> > >> #include > >> > >> / { > >> ... > >> ... > >> }; > >> > >> Although patch#2 can be merged into patch#1 just wanted to keep them separated > >> for easier review. > >> > >> [0] https://lore.kernel.org/linux-arm-kernel/Yyt8s5+pyoysVNeC@spud/T/ > >> > >> Cheers, > >> Prabhakar > >> > >> Lad Prabhakar (2): > >> arm64: dts: renesas: r9a07g043: Introduce SOC_PERIPHERAL_IRQ() macro > >> to specify interrupt property > > > > Can either of you please review patch #1. > > > > Why? This is a DTS patch, isn't it? You should CC rather platform > maintainers, architecture maintainers and SoC folks (the latter you > missed for sure). You missed them, so please resend. > Mainly because we are using the SOC_PERIPHERAL_IRQ() macro while specifying the interrupts property and just wanted to make sure the DT maintainers are OK with that. Sure I'll resend the patches CC'ing ARCH maintainers after v6.1-rc1. Cheers, Prabhakar _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel