From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6DDC6C6FA83 for ; Mon, 12 Sep 2022 18:17:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:Subject:Message-ID:Date:From: In-Reply-To:References:MIME-Version:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=C7tCtV/17axdSlwMVpKYRfhAjruxF+dvsZIRtc1vmMc=; b=EwBbdkejVL1zhU Cw3KTLGbQjQ93nWG+IWlrCDlOiukx1ntWup6L0Yy5WWOsTRy3pF/gwD/UgWZX9eHG7M+kAjqJYXu9 KL7DipN/kNOLA/D49irnWZevQ2qX2jFFvv6KN11axazcvhbu6v/MYNkFnvJ1QIoiBRRfS0MRY0dYM WfRa57TL+NXogJl8Jnpu8RFUW5dJekAkWveMVZl09suCwh6N5lITR+W0RnkCT7EsuyD+0Q6dqKFxM zFx+2KezXMwzX14lNwKVp/71jGNXzJVsTyepS83R9GWifjELPKsVYgazlSMHDWEIsOo1ocddyAyQy lTWzHFCM9Vw1TXayJ8kg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oXnys-00CPEA-C8; Mon, 12 Sep 2022 18:16:26 +0000 Received: from mail-oa1-x2e.google.com ([2001:4860:4864:20::2e]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oXnym-00CP9h-SB for linux-arm-kernel@lists.infradead.org; Mon, 12 Sep 2022 18:16:24 +0000 Received: by mail-oa1-x2e.google.com with SMTP id 586e51a60fabf-127ba06d03fso25618517fac.3 for ; Mon, 12 Sep 2022 11:16:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gateworks-com.20210112.gappssmtp.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date; bh=oekw6kZjcCeqsI7HX9Z3i9C/xLekyt/H98jp4dKJ06w=; b=mlGfmSDapv/J/8Sn8FZzdvlTtfbWN5Gw5LLg8U31Gp/JWi++16eTt0UTphXcibiSiE D+uZT2qnSsAgTvNXTGfcEgpDeRz5B42TZ8+3LoeZrAUyzvxHgO8G26Pwx6yhmhnu/VBP hEng49xD7Aewkk2NgIpBPHPxU6XMprn63woFuHEmhxOMEFHq4xGWHF/rrkttpRRaH8YI bZ8qGJU2fpz16jMaUdUrgXoitpaWb6i0ypBfaDQ8p6PpjkH0kxqf6o0YDze+ua4Mw4dS zMDW6GXWLaUXLxXab41R173WxI+rNG1brxX4hKbipHbIkpwFF8FkQuvlzlUGBtH/plZX ZTvg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date; bh=oekw6kZjcCeqsI7HX9Z3i9C/xLekyt/H98jp4dKJ06w=; b=dx/xClU8bt505+2uqe64ppslftPDoALIHu60AOg51FOfjQPDsoRtwQ5Hk9RNLhbO5S IZS/vVf29UbOBvSdDmXtTOzBZjjcWatLe/psCMiFqyPcqjb1l3fHNHOZN0Do5gOuQ6SS JS6PkNllK9L92/yYob8lKdJm1Sh6i+XrxAdworv465tttbrz6l+Om9vvFLbF1yX8sQGj 1qp7J9RbyqihCYJn6D40IJCYf0zFWOSVio+DfwUv3fCOinHY0QUNjGOetNPEx1upA32X U/8efA/iXyi44BaVOKeHW1MPaSC9QYYj9sx36Jlt49U4KIHhRCihhF3CTMUa0PEChLkG asHw== X-Gm-Message-State: ACgBeo2/YMio+U4YVRIFynRQsQsyZeYVjW79SmC0Wpnv8/+wf0LG02XJ XImsAnqaAuh9A4UhaaTvgHoCItJXE0/Aas/kneZsKA== X-Google-Smtp-Source: AA6agR4Hjm/5Kqd95B1nov/ZCMFXXJn1itM0FAwvnUN4UDyBjC6BGjIcsudnQ9QX7b2dAo5SNGN9oaTBh3zYN0Bp1X0= X-Received: by 2002:a05:6870:b511:b0:12b:5871:2129 with SMTP id v17-20020a056870b51100b0012b58712129mr5786992oap.80.1663006578179; Mon, 12 Sep 2022 11:16:18 -0700 (PDT) MIME-Version: 1.0 References: <20220902230500.2624739-1-tharvey@gateworks.com> <20220902230500.2624739-2-tharvey@gateworks.com> <20220912085407.GS1728671@dragon> In-Reply-To: <20220912085407.GS1728671@dragon> From: Tim Harvey Date: Mon, 12 Sep 2022 11:16:06 -0700 Message-ID: Subject: Re: [PATCH 2/2] arm64: dts: imx: Add i.mx8mm Gateworks gw7904 dts support To: Shawn Guo Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Rob Herring , Krzysztof Kozlowski , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220912_111621_362498_4558C585 X-CRM114-Status: GOOD ( 27.16 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Mon, Sep 12, 2022 at 1:54 AM Shawn Guo wrote: > > On Fri, Sep 02, 2022 at 04:05:00PM -0700, Tim Harvey wrote: > > The GW7904 is based on the i.MX 8M Mini SoC featuring: > > - LPDDR4 DRAM > > - eMMC FLASH > > - microSD connector with UHS support > > - LIS2DE12 3-axis accelerometer > > - Gateworks System Controller > > - IMX8M FEC > > - 2x RS232 off-board connectors > > - PMIC > > - 10x bi-color LED's > > - 1x miniPCIe socket with PCIe and USB2.0 > > - 802.3at Class 4 PoE > > - 10-30VDC input via barrel-jack > > > > Signed-off-by: Tim Harvey > > Cc: Rob Herring > > Cc: Krzysztof Kozlowski > > Cc: Shawn Guo > > Cc: Sascha Hauer > > Cc: Pengutronix Kernel Team > > Cc: Fabio Estevam > > Cc: NXP Linux Team > > Could you move these Cc after --- below? > > > --- > > arch/arm64/boot/dts/freescale/Makefile | 1 + > > .../dts/freescale/imx8mm-venice-gw7904.dts | 888 ++++++++++++++++++ > > 2 files changed, 889 insertions(+) > > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts > > > > diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile > > index 8bf7f7ecebaa..d7ae965d2b36 100644 > > --- a/arch/arm64/boot/dts/freescale/Makefile > > +++ b/arch/arm64/boot/dts/freescale/Makefile > > @@ -67,6 +67,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mm-venice-gw73xx-0x.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-venice-gw7901.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-venice-gw7902.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-venice-gw7903.dtb > > +dtb-$(CONFIG_ARCH_MXC) += imx8mm-venice-gw7904.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-verdin-nonwifi-dahlia.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-verdin-nonwifi-dev.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-verdin-wifi-dahlia.dtb > > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts > > new file mode 100644 > > index 000000000000..02ba85a0842a > > --- /dev/null > > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts > > @@ -0,0 +1,888 @@ > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > +/* > > + * Copyright 2022 Gateworks Corporation > > + */ > > + > > +/dts-v1/; > > + > > +#include > > +#include > > +#include > > +#include > > + > > +#include "imx8mm.dtsi" > > + > > +/ { > > + model = "Gateworks Venice GW7904 i.MX8MM board"; > > + compatible = "gateworks,imx8mm-gw7904", "fsl,imx8mm"; > > + > > + chosen { > > + stdout-path = &uart2; > > + }; > > + > > + memory@40000000 { > > + device_type = "memory"; > > + reg = <0x0 0x40000000 0 0x80000000>; > > + }; > > + > > + gpio-keys { > > + compatible = "gpio-keys"; > > + > > + key-0 { > > + label = "user_pb"; > > + gpios = <&gpio 2 GPIO_ACTIVE_LOW>; > > + linux,code = ; > > + }; > > + > > + key-1 { > > + label = "user_pb1x"; > > + linux,code = ; > > + interrupt-parent = <&gsc>; > > + interrupts = <0>; > > + }; > > + > > + key-2 { > > + label = "key_erased"; > > + linux,code = ; > > + interrupt-parent = <&gsc>; > > + interrupts = <1>; > > + }; > > + > > + key-3 { > > + label = "eeprom_wp"; > > + linux,code = ; > > + interrupt-parent = <&gsc>; > > + interrupts = <2>; > > + }; > > + > > + key-4 { > > + label = "switch_hold"; > > + linux,code = ; > > + interrupt-parent = <&gsc>; > > + interrupts = <7>; > > + }; > > + }; > > + > > + led-controller { > > + compatible = "gpio-leds"; > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pinctrl_gpio_leds>; > > + > > + led-0 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led01_grn"; > > + gpios = <&gpioled 0 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-1 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led01_yel"; > > + gpios = <&gpioled 1 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-2 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led02_grn"; > > + gpios = <&gpioled 2 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-3 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led02_yel"; > > + gpios = <&gpioled 3 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-4 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led03_grn"; > > + gpios = <&gpioled 4 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-5 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led03_yel"; > > + gpios = <&gpioled 5 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-6 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led04_grn"; > > + gpios = <&gpioled 6 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-7 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led04_yel"; > > + gpios = <&gpioled 7 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-8 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led05_grn"; > > + gpios = <&gpioled 8 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-9 { > > + function = LED_FUNCTION_STATUS; > > + color = ; > > + label = "led05_yel"; > > + gpios = <&gpioled 9 GPIO_ACTIVE_LOW>; > > + default-state = "off"; > > + }; > > + > > + led-a { > > The binding doesn't seem to define the number explicitly. I understand > we use hex in unit-address, but not sure a hex number is better than > decimal as part of node name, mostly meant to count the instance. > > Shawn Shawn, Ok - I will change them to decimal. I didn't really like the look of it either. Thanks, Tim+ > > +&usbotg1 { > > + dr_mode = "host"; > > + disable-over-current; > > + status = "okay"; > > +}; > > + > > +/* microSD */ > > +&usdhc2 { > > + pinctrl-names = "default", "state_100mhz", "state_200mhz"; > > + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; > > + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; > > + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; > > + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; > > + bus-width = <4>; > > + vmmc-supply = <®_3p3v>; > > + status = "okay"; > > +}; > > + > > +/* eMMC */ > > +&usdhc3 { > > + pinctrl-names = "default", "state_100mhz", "state_200mhz"; > > + pinctrl-0 = <&pinctrl_usdhc3>; > > + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; > > + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; > > + bus-width = <8>; > > + non-removable; > > + status = "okay"; > > +}; > > + > > +&wdog1 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pinctrl_wdog>; > > + fsl,ext-reset-output; > > + status = "okay"; > > +}; > > + > > +&iomuxc { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pinctrl_hog>; > > + > > + pinctrl_hog: hoggrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12 0x40000041 /* RS232# */ > > + MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12 0x40000041 /* PCI_WDIS# */ > > + >; > > + }; > > + > > + pinctrl_accel: accelgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x159 > > + >; > > + }; > > + > > + pinctrl_fec1: fec1grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3 > > + MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO 0x3 > > + MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f > > + MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f > > + MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f > > + MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f > > + MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91 > > + MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91 > > + MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91 > > + MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91 > > + MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f > > + MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91 > > + MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91 > > + MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f > > + MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24 0x19 /* IRQ# */ > > + MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25 0x19 /* RST# */ > > + >; > > + }; > > + > > + pinctrl_gpio_leds: gpioledsgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x40000019 > > + MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x40000019 > > + MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0x40000019 > > + MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x40000019 > > + >; > > + }; > > + > > + pinctrl_gsc: gscgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26 0x159 > > + >; > > + }; > > + > > + pinctrl_i2c1: i2c1grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3 > > + MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3 > > + >; > > + }; > > + > > + pinctrl_i2c2: i2c2grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL 0x400001c3 > > + MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA 0x400001c3 > > + >; > > + }; > > + > > + pinctrl_i2c3: i2c3grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x400001c3 > > + MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c3 > > + >; > > + }; > > + > > + pinctrl_i2c4: i2c4grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c3 > > + MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c3 > > + >; > > + }; > > + > > + pinctrl_pcie0: pciegrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_ECSPI2_MOSI_GPIO5_IO11 0x41 > > + >; > > + }; > > + > > + pinctrl_pmic: pmicgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8 0x41 > > + >; > > + }; > > + > > + pinctrl_uart1: uart1grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX 0x140 > > + MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX 0x140 > > + >; > > + }; > > + > > + pinctrl_uart2: uart2grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX 0x140 > > + MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX 0x140 > > + >; > > + }; > > + > > + pinctrl_uart3: uart3grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x140 > > + MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x140 > > + >; > > + }; > > + > > + pinctrl_usdhc2: usdhc2grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190 > > + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0 > > + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0 > > + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0 > > + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0 > > + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 > > + >; > > + }; > > + > > + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194 > > + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4 > > + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4 > > + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4 > > + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4 > > + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4 > > + >; > > + }; > > + > > + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196 > > + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6 > > + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6 > > + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6 > > + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6 > > + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6 > > + >; > > + }; > > + > > + pinctrl_usdhc2_gpio: usdhc2-gpiogrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12 0x1c4 > > + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0 > > + >; > > + }; > > + > > + pinctrl_usdhc3: usdhc3grp { > > + fsl,pins = < > > + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x190 > > + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0 > > + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0 > > + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0 > > + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0 > > + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0 > > + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0 > > + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0 > > + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0 > > + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0 > > + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190 > > + >; > > + }; > > + > > + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x194 > > + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4 > > + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4 > > + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4 > > + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4 > > + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4 > > + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4 > > + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4 > > + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4 > > + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4 > > + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194 > > + >; > > + }; > > + > > + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x196 > > + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6 > > + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6 > > + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6 > > + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6 > > + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6 > > + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6 > > + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6 > > + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6 > > + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6 > > + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196 > > + >; > > + }; > > + > > + pinctrl_wdog: wdoggrp { > > + fsl,pins = < > > + MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 > > + >; > > + }; > > +}; > > -- > > 2.25.1 > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel