From: Tomer Maimon <tmaimon77@gmail.com>
To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Cc: "Avi Fishman" <avifishman70@gmail.com>,
"Tali Perry" <tali.perry1@gmail.com>,
"Joel Stanley" <joel@jms.id.au>,
"Patrick Venture" <venture@google.com>,
"Nancy Yuen" <yuenn@google.com>,
"Benjamin Fair" <benjaminfair@google.com>,
"Rob Herring" <robh+dt@kernel.org>,
"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
"Michael Turquette" <mturquette@baylibre.com>,
"Stephen Boyd" <sboyd@kernel.org>,
"Philipp Zabel" <p.zabel@pengutronix.de>,
"Greg KH" <gregkh@linuxfoundation.org>,
"Daniel Lezcano" <daniel.lezcano@linaro.org>,
"Thomas Gleixner" <tglx@linutronix.de>,
"Wim Van Sebroeck" <wim@linux-watchdog.org>,
"Guenter Roeck" <linux@roeck-us.net>,
"Catalin Marinas" <catalin.marinas@arm.com>,
"Will Deacon" <will@kernel.org>, "Arnd Bergmann" <arnd@arndb.de>,
"Olof Johansson" <olof@lixom.net>,
"Jiri Slaby" <jirislaby@kernel.org>,
"Shawn Guo" <shawnguo@kernel.org>,
"Bjorn Andersson" <bjorn.andersson@linaro.org>,
"Geert Uytterhoeven" <geert+renesas@glider.be>,
"Marcel Ziswiler" <marcel.ziswiler@toradex.com>,
"Vinod Koul" <vkoul@kernel.org>,
"Biju Das" <biju.das.jz@bp.renesas.com>,
"Nobuhiro Iwamatsu" <nobuhiro1.iwamatsu@toshiba.co.jp>,
"Robert Hancock" <robert.hancock@calian.com>,
"Jonathan Neuschäfer" <j.neuschaefer@gmx.net>,
"Lubomir Rintel" <lkundrak@v3.sk>,
devicetree <devicetree@vger.kernel.org>,
"Linux Kernel Mailing List" <linux-kernel@vger.kernel.org>,
linux-clk <linux-clk@vger.kernel.org>,
"open list:SERIAL DRIVERS" <linux-serial@vger.kernel.org>,
LINUXWATCHDOG <linux-watchdog@vger.kernel.org>,
"Linux ARM" <linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v2 18/20] arm64: dts: nuvoton: Add initial NPCM8XX device tree
Date: Fri, 10 Jun 2022 01:29:50 +0300 [thread overview]
Message-ID: <CAP6Zq1iXaN8D-g2O=cD-XERGj3BROQO=NJ66mquVsOw8nSM=0A@mail.gmail.com> (raw)
In-Reply-To: <24ad8ba0-4244-1159-328d-12d0e67951e1@linaro.org>
Hi Krzysztof,
Sorry, probably I missed your comments (too many patches to handle at
one time :-))...
On Wed, 8 Jun 2022 at 13:21, Krzysztof Kozlowski
<krzysztof.kozlowski@linaro.org> wrote:
>
> On 08/06/2022 11:56, Tomer Maimon wrote:
> > This adds initial device tree support for the
> > Nuvoton NPCM845 Board Management controller (BMC) SoC family.
> >
> > The NPCM845 based quad-core Cortex-A35 ARMv8 architecture and
> > have various peripheral IPs.
> >
> > Signed-off-by: Tomer Maimon <tmaimon77@gmail.com>
> > ---
> > arch/arm64/boot/dts/Makefile | 1 +
> > .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 197 ++++++++++++++++++
> > .../boot/dts/nuvoton/nuvoton-npcm845.dtsi | 76 +++++++
> > 3 files changed, 274 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
> > create mode 100644 arch/arm64/boot/dts/nuvoton/nuvoton-npcm845.dtsi
> >
> > diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
> > index 1ba04e31a438..7b107fa7414b 100644
> > --- a/arch/arm64/boot/dts/Makefile
> > +++ b/arch/arm64/boot/dts/Makefile
> > @@ -19,6 +19,7 @@ subdir-y += lg
> > subdir-y += marvell
> > subdir-y += mediatek
> > subdir-y += microchip
> > +subdir-y += nuvoton
> > subdir-y += nvidia
> > subdir-y += qcom
> > subdir-y += realtek
> > diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
> > new file mode 100644
> > index 000000000000..97e108c50760
> > --- /dev/null
> > +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
> > @@ -0,0 +1,197 @@
> > +// SPDX-License-Identifier: GPL-2.0
> > +// Copyright (c) 2021 Nuvoton Technology tomer.maimon@nuvoton.com
> > +
> > +#include <dt-bindings/clock/nuvoton,npcm8xx-clock.h>
> > +#include <dt-bindings/interrupt-controller/arm-gic.h>
> > +#include <dt-bindings/interrupt-controller/irq.h>
> > +
> > +/ {
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + interrupt-parent = <&gic>;
> > +
> > + /* external reference clock */
> > + clk_refclk: clk-refclk {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <25000000>;
>
> Ignored comment.
Could we use it as a default clock-frequency?
>
> > + clock-output-names = "refclk";
> > + };
> > +
> > + /* external reference clock for cpu. float in normal operation */
> > + clk_sysbypck: clk-sysbypck {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <1000000000>;
>
> Ignored comment.
same as above
>
> > + clock-output-names = "sysbypck";
> > + };
> > +
> > + /* external reference clock for MC. float in normal operation */
> > + clk_mcbypck: clk-mcbypck {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <1050000000>;
same as above
> > + clock-output-names = "mcbypck";
> > + };
> > +
> > + soc {
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + compatible = "simple-bus";
> > + interrupt-parent = <&gic>;
> > + ranges;
> > +
> > + gcr: gcr@f0800000 {
I understand it sounds generic but I try to be as much compatible with NPCM7XX
https://elixir.bootlin.com/linux/v5.19-rc1/source/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi#L91
>
> Ignored comment.
>
> > + compatible = "nuvoton,npcm845-gcr", "syscon",
> > + "simple-mfd";
>
> This is not a simple-mfd... I see original bindings defined it that way,
> but why? I think they should be corrected - remove simple-mfd from the
> bindings and DTS.
will remove in both places in V3
>
>
> > + reg = <0x0 0xf0800000 0x0 0x1000>;
> > + };
> > +
> > + gic: interrupt-controller@dfff9000 {
> > + compatible = "arm,gic-400";
> > + reg = <0x0 0xdfff9000 0x0 0x1000>,
> > + <0x0 0xdfffa000 0x0 0x2000>,
> > + <0x0 0xdfffc000 0x0 0x2000>,
> > + <0x0 0xdfffe000 0x0 0x2000>;
> > + interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
> > + #interrupt-cells = <3>;
> > + interrupt-controller;
> > + #address-cells = <0>;
> > + ppi-partitions {
> > + ppi_cluster0: interrupt-partition-0 {
> > + affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
> > + };
> > + };
> > + };
> > + };
> > +
> > + ahb {
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + compatible = "simple-bus";
> > + interrupt-parent = <&gic>;
> > + ranges;
> > +
> > + rstc: rstc@f0801000 {
>
> Ignored comment.
>
I understand it sounds generic but I try to be as much compatible with NPCM7XX
https://elixir.bootlin.com/linux/v5.19-rc1/source/arch/arm/boot/dts/nuvoton-common-npcm7xx.dtsi#L109
> Four comments from v1 ignored in this patch alone.
>
one more comment in V1
"+ cpu0: cpu@0 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a35";
+ clocks = <&clk NPCM8XX_CLK_CPU>;
+ reg = <0x0 0x0>;
Why do you have two address cells? A bit more complicated and not
necessary, I think."
the arm,cortex-a35 is 64 Bit this is why we use #address-cells = <2>;
and therefore reg = <0x0 0x0>;
> I'll stop reviewing, it is a waste of my time.
>
> NAK for this change.
>
> Best regards,
> Krzysztof
Again sorry to miss these comments in V1.
Appreciate your time.
Best regards,
Tomer
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-06-09 22:31 UTC|newest]
Thread overview: 64+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-06-08 9:56 [PATCH v2 00/20] Introduce Nuvoton Arbel NPCM8XX BMC SoC Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 01/20] clocksource: timer-npcm7xx: Add NPCM845 timer Tomer Maimon
2022-06-08 12:00 ` Arnd Bergmann
2022-06-08 9:56 ` [PATCH v2 02/20] dt-bindings: serial: 8250: Add npcm845 compatible string Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 03/20] tty: serial: 8250: Add NPCM845 UART support Tomer Maimon
2022-06-08 12:01 ` Arnd Bergmann
2022-06-08 13:40 ` Tomer Maimon
2022-06-08 13:46 ` Arnd Bergmann
2022-06-08 9:56 ` [PATCH v2 04/20] dt-bindings: watchdog: npcm: Add npcm845 compatible string Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 05/20] watchdog: npcm_wdt: Add NPCM845 watchdog support Tomer Maimon
2022-06-08 12:01 ` Arnd Bergmann
2022-06-16 21:06 ` Tomer Maimon
2022-06-16 21:11 ` Arnd Bergmann
2022-06-08 9:56 ` [PATCH v2 06/20] dt-binding: clk: npcm845: Add binding for Nuvoton NPCM8XX Clock Tomer Maimon
2022-06-08 10:03 ` Krzysztof Kozlowski
2022-06-09 13:17 ` Tomer Maimon
2022-06-09 13:22 ` Krzysztof Kozlowski
2022-06-09 21:21 ` Tomer Maimon
2022-06-10 9:49 ` Krzysztof Kozlowski
2022-06-09 17:44 ` Jonathan Neuschäfer
2022-06-08 9:56 ` [PATCH v2 07/20] clk: npcm8xx: add clock controller Tomer Maimon
2022-06-09 22:14 ` Stephen Boyd
2022-06-09 22:42 ` Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 08/20] dt-bindings: reset: modify to general NPCM name Tomer Maimon
2022-06-08 10:03 ` Krzysztof Kozlowski
2022-06-09 21:25 ` Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 09/20] dt-bindings: reset: npcm: add GCR syscon property Tomer Maimon
2022-06-08 10:06 ` Krzysztof Kozlowski
2022-06-08 21:48 ` Rob Herring
2022-06-08 9:56 ` [PATCH v2 10/20] ARM: dts: nuvoton: add reset " Tomer Maimon
2022-06-08 10:07 ` Krzysztof Kozlowski
2022-06-09 21:30 ` Tomer Maimon
2022-06-09 22:10 ` Benjamin Fair
2022-06-09 23:22 ` Tomer Maimon
2022-06-10 9:51 ` Krzysztof Kozlowski
2022-06-13 7:15 ` Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 11/20] reset: npcm: using syscon instead of device data Tomer Maimon
2022-06-08 10:08 ` Krzysztof Kozlowski
2022-06-09 21:37 ` Tomer Maimon
2022-06-10 9:53 ` Krzysztof Kozlowski
2022-06-13 7:16 ` Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 12/20] dt-bindings: reset: npcm: Add support for NPCM8XX Tomer Maimon
2022-06-08 10:11 ` Krzysztof Kozlowski
2022-06-09 22:05 ` Tomer Maimon
2022-06-10 9:55 ` Krzysztof Kozlowski
2022-06-13 9:25 ` Tomer Maimon
2022-06-15 17:03 ` Krzysztof Kozlowski
2022-06-16 13:24 ` Tomer Maimon
2022-06-16 13:38 ` Krzysztof Kozlowski
2022-06-16 13:41 ` Tomer Maimon
2022-06-16 13:42 ` Krzysztof Kozlowski
2022-06-08 9:56 ` [PATCH v2 13/20] reset: npcm: Add NPCM8XX support Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 14/20] dt-bindings: arm: npcm: Add maintainer Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 15/20] dt-bindings: arm: npcm: Add nuvoton,npcm845 compatible string Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 16/20] dt-bindings: arm: npcm: Add nuvoton,npcm845 GCR " Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 17/20] arm64: npcm: Add support for Nuvoton NPCM8XX BMC SoC Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 18/20] arm64: dts: nuvoton: Add initial NPCM8XX device tree Tomer Maimon
2022-06-08 10:21 ` Krzysztof Kozlowski
2022-06-09 22:29 ` Tomer Maimon [this message]
2022-06-10 7:57 ` Geert Uytterhoeven
2022-06-10 9:59 ` Krzysztof Kozlowski
2022-06-10 9:59 ` Krzysztof Kozlowski
2022-06-08 9:56 ` [PATCH v2 19/20] arm64: dts: nuvoton: Add initial NPCM845 EVB " Tomer Maimon
2022-06-08 9:56 ` [PATCH v2 20/20] arm64: defconfig: Add Nuvoton NPCM family support Tomer Maimon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAP6Zq1iXaN8D-g2O=cD-XERGj3BROQO=NJ66mquVsOw8nSM=0A@mail.gmail.com' \
--to=tmaimon77@gmail.com \
--cc=arnd@arndb.de \
--cc=avifishman70@gmail.com \
--cc=benjaminfair@google.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=bjorn.andersson@linaro.org \
--cc=catalin.marinas@arm.com \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=gregkh@linuxfoundation.org \
--cc=j.neuschaefer@gmx.net \
--cc=jirislaby@kernel.org \
--cc=joel@jms.id.au \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-serial@vger.kernel.org \
--cc=linux-watchdog@vger.kernel.org \
--cc=linux@roeck-us.net \
--cc=lkundrak@v3.sk \
--cc=marcel.ziswiler@toradex.com \
--cc=mturquette@baylibre.com \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=olof@lixom.net \
--cc=p.zabel@pengutronix.de \
--cc=robert.hancock@calian.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=shawnguo@kernel.org \
--cc=tali.perry1@gmail.com \
--cc=tglx@linutronix.de \
--cc=venture@google.com \
--cc=vkoul@kernel.org \
--cc=will@kernel.org \
--cc=wim@linux-watchdog.org \
--cc=yuenn@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).