From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 026BCC48BE0 for ; Fri, 11 Jun 2021 14:43:00 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C225C613C6 for ; Fri, 11 Jun 2021 14:42:59 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C225C613C6 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nxp.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:In-Reply-To:References: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=y9LCjDlYenAC15jRJ0FiA8RTDJLfcN9nIiJy+sh4OW8=; b=PjeoA6uJNwElMP aVAS07+AMKQJxRfQmRbZ5U8zAtwbelTWXSb7U3mRxPXP90lZ5tagTQw8CBW7zwqOWXp77tJB3hB44 A1uK5V8tSdF9aYHai3hZJwzvA+ONkO/Ap18wwFv/WsWk8jMAJdzgICL12Kw+XHCDl+UYaZ/txv/TY M7QzS+Nd182PTsO6yjjU+XGpI7TJW8nnZGRCko3Iq3bMEcL3b9+sMEyLMl5QpUiaRlQpOGyPxstur eNKfNqG1pnT/sg6hIymT6+y/osTsz7+xss7TxdZaO2KZJF80JhTThrT8awI7Zva9nCjHGg/+jVS0P RxUdB6RISr7vRuLFPX8A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lriL7-005eGi-Ei; Fri, 11 Jun 2021 14:40:53 +0000 Received: from mail-vi1eur05on2081.outbound.protection.outlook.com ([40.107.21.81] helo=EUR05-VI1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lriKz-005eCR-KD for linux-arm-kernel@lists.infradead.org; Fri, 11 Jun 2021 14:40:50 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UQ3gcKhw3zparqElg1sjkKQIz1DL9YR3cZ8b8L+gunorACd8/k9cMgg5PEnmHIruz054QYqrtZhZgt/F13QcgeVbF7QMsv5EPJ0RFF11LKwJlx01KteicYXAwsGJZAk1jKdDrncq2C/C9WxNYHHrS37oXoTEErWOkXyb5QxgskzDQJABnZJ6J+k4y/jo/4QEMcd+pYdF6CT8ym8BlusmYSNkHOjumiCpRsFXlHHKmrUCQemSDCoBvd367mEIxTUNuUWjbHwVn2/2DovdotSk/Udww9z7ZGA425UbwRhcKlTiGFpETysgIH3YvBcXEuTpyit802TyUXZF1lvjMe6v0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=EFMlz6QHKBEPlTl7FkO5R66293MWk+MuGb4vGkdtJh4=; b=b8F057CTvLhBV2w3hoPqggjvXir9JrO2PrMiP6IvmrhRo1d/sFtKp/2HknBCbnmDhzfhZLrHHzwmibcuuWbfe7e8PcJXO7Y+riaC5Dz6hf5qiIVIBXE4SMAozBSZzRC+b5piqlePkjmImd1fQFxAwTAd8Js30LVS2wI1nUQ2FEy6IYtYMhBZ6//y+IvqIxq7oHRJfKwhycxI49Vnb68rc/oPcAIC8HoxZCNDcCcH0FgtzN7URz1pBhEuPjNBGvTrDpVH34GDuai0vnCEMhZeLBGlCRbc3BFijxtJ2WK/K1hqlJgtVtPOX/yEd/ndN2AfDvicL/TLENd7xuoZPLnBsA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=EFMlz6QHKBEPlTl7FkO5R66293MWk+MuGb4vGkdtJh4=; b=RqTW/Gyu1Ws29fHVuMQA+s5cA90OPQk52DcccxWXO0vaZtIPZSygGTOWCsiLPXE124mJ/Lum/Lm8nOY+/vHvgBjnrP7BRq4aR7056pZBZBjqsX1ocXO0AyCwi6CD5BMYsjqY6PfJnP2D6ZYqWa8yfTnP4xDPrnVmXmoHWNL8zNE= Received: from DB9PR04MB8477.eurprd04.prod.outlook.com (2603:10a6:10:2c3::11) by DU2PR04MB8823.eurprd04.prod.outlook.com (2603:10a6:10:2e2::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4219.21; Fri, 11 Jun 2021 14:40:42 +0000 Received: from DB9PR04MB8477.eurprd04.prod.outlook.com ([fe80::9daa:ab21:f749:36d2]) by DB9PR04MB8477.eurprd04.prod.outlook.com ([fe80::9daa:ab21:f749:36d2%7]) with mapi id 15.20.4219.023; Fri, 11 Jun 2021 14:40:42 +0000 From: Aisheng Dong To: Jacky Bai , "robh+dt@kernel.org" , "shawnguo@kernel.org" , "sboyd@kernel.org" , "s.hauer@pengutronix.de" , "linus.walleij@linaro.org" CC: "festevam@gmail.com" , "kernel@pengutronix.de" , dl-linux-imx , "devicetree@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Subject: RE: [PATCH 10/11] arm64: dts: imx8ulp: Add the basic dtsi file for imx8ulp Thread-Topic: [PATCH 10/11] arm64: dts: imx8ulp: Add the basic dtsi file for imx8ulp Thread-Index: AQHXW3djHATvKJqnJEW2qPz7r0WZB6sO4xCw Date: Fri, 11 Jun 2021 14:40:42 +0000 Message-ID: References: <20210607083921.2668568-1-ping.bai@nxp.com> <20210607083921.2668568-11-ping.bai@nxp.com> In-Reply-To: <20210607083921.2668568-11-ping.bai@nxp.com> Accept-Language: zh-CN, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=none action=none header.from=nxp.com; x-originating-ip: [119.31.174.67] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 7b6bdd38-6844-4b62-ca5f-08d92ce6e38e x-ms-traffictypediagnostic: DU2PR04MB8823: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:7691; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: ynziUJuzJruJgzXZ6O7rmlXKKMsZBAsrSqFaLgerFC4dA1IOLZyB/vP3ZMvYgObXfamRCWyHlhT9PSxmNOcfDsIxBuD+cEspCifgcmB/QRbTU7t41ZzG2giwkF8pWblkPK2mY12RfdeguM+OTQEaslRH3Oy67aTG3YCLqHg21MGZo+JpyC/hsBpS0rT8gPkXFH4Mkj9X3O8jsqHQ78uLbqEkmlmQOMIWzzBSl4aVqKydf9hR0BF6WUZIdLgEJHROW25P7KZb8E12A3fs/nDUU/MyxB2onQF/r2SYjoGxeIrCF8QpLNCx4MCELCDKpS77BiX6fdWXrRxgx7BMekZwFMFH6K/46040S0jRjSMFVyPSuh2r5yGIAF+zrD1c+iVUIyZy2xSuAKOtdOZQAWV4+3nERX99R0wmpZ5fvBBvlV4IGnrmFB5Ra2azYp0iKYUEiM/12qfk73Y0OUj85BupJyThRWz0hHOO39Fg0NgDzVRmvyr2C6mi6tkjk89CR6U8z+rrvwEA2rW2q+iy9HxX+lIxks29fHlJa3G1ldw3jcfRs9khlQ3ZmGOpqVz+VrG/14Cvh3R8OhBaBz7DcRkEEF3kfmm8c4bgqVq2RAqhsNZKuNjInJtyIxmc7xuba2963jZx9fAKSo2XOUnN8jSXKA== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DB9PR04MB8477.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(376002)(136003)(39850400004)(366004)(346002)(396003)(83380400001)(71200400001)(122000001)(38100700002)(86362001)(2906002)(33656002)(8936002)(8676002)(9686003)(44832011)(186003)(110136005)(26005)(54906003)(316002)(7696005)(4326008)(55016002)(478600001)(30864003)(5660300002)(66946007)(64756008)(66476007)(66446008)(76116006)(66556008)(6506007)(52536014)(32563001)(579004); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?dmgxS3pUdlBzcmF2VENnUmI2eUhUY2Jsb3hZdWRDVHI3Ykg0NkdHcXNkQWJh?= =?utf-8?B?WllLdVRycWloRXZNdFpNMGRkMllUdXB3b2w2QS9uS3BSSDJ4L25PZUtVWGFQ?= =?utf-8?B?c3k5UE9zU0labmRkaFlRQUVMYnRwY21qczM0MjgxSDZOUjRHWnZ2NHJzYTFn?= =?utf-8?B?SGtoZ2dZTHBJRVEwcTJ5TWxqcVVBRFBrcVJRRWdtTms4ZGh6a2dXUnpERHli?= =?utf-8?B?dWlBcDRvVnJNMXIvTFJkbDh0Vk9SakNHaUNLTmUxdk54OTlKK0VaUXNtR1U5?= =?utf-8?B?Z0hzRUpseHh1MFhISWZPYWU4T2lDMjJYaFA0b3NINlNobzhXbjF0cHYzTzRH?= =?utf-8?B?bE9WNEEvT0dtK1pmT2Rud2dTWlZhU004VHZXNHNYN0IxdzVqR0VsaEkwYzlR?= =?utf-8?B?SDVlZjlFTUU4WUJzcnBxQUl2bHNwb1lBajlDZW5JcWl0NU9SQ21RNk9VbkVs?= =?utf-8?B?SjU2TEFpN0VVWXZxZFlTa1B4czZlVk9uUXkwTkVwSjRYbjZ0QlV6RmYzNFRm?= =?utf-8?B?cE16dGdvZU9qYmU2bG5WWlN0TXlkTlFnZnNhUVhUbkpsaTZ0TmtjOS81SUFI?= =?utf-8?B?dUNHT1lrN1F5UldZeFV2R3B1U2RUOWdpdGN6MWtkeVFsUkM1VkFrOWZudDMz?= =?utf-8?B?Wkp0dk00c2x5L1M3bnM2Tm9XcDR6S1NyeHVoNUF2aGdRSmIrakJvV2R6NE1Z?= =?utf-8?B?Ym4zRzdxRUswVWlKa3Y2TTZnVk5SVktYMjAwK3ZxQmZHeTlhWk92bmRvZ1lq?= =?utf-8?B?LzF2OW10RWpFWVNNYkdSalloRzU3Ty95b1NscW5MQVdCS0wzUVhuM054ZWxt?= =?utf-8?B?azV3ZmgvRjR6THI2aU9BVTRSaEtuTTZkNDRSMUhsWVRoSkZsNjBvcXdGc2lM?= =?utf-8?B?cGRWVmZMRjBKb3F1TDRWTU1ZcXVlNTNrYkZQd1BUUFhieXF0ZUZuUk5xSGMy?= =?utf-8?B?c0JTdmxQSzMyVUQwczl1alVTWTNjMWNVdGRDNlloc0dISUJyZmxPNlUyeEdG?= =?utf-8?B?Q0RzdHUzalBDMVNzbzZ1NGxvN09JZEZDV1poRzkwNUlORDRKNzhoTURmWUg2?= =?utf-8?B?cE1DaHJISUY5VSs4MlVHTnVTaEMrNnhVOTVrQjZkZGQ5aUd6QTJpSUxBOTNa?= =?utf-8?B?dml2UHlaN2o3UmhLWW05eGJBWHA5OEY3VEdxTDFETG1zUVlTVlkwVjlRWmNJ?= =?utf-8?B?R3RNRC9rWlNGdG9pMkducGtZWWVKZ09CRFZ6ODJFRC9kSjREM1Y1QjNsc2lH?= =?utf-8?B?ZGJVVExEeDN2Mlp0bVRsWWVPaDFzTHYvKzBLSDVxYnA5MVlUKzhEdXB4dlpS?= =?utf-8?B?VjJzck4vSmp5R2d6OEFGYkZscFcyUzFXNnNpMVBaaDcwWlI1VkdRSzhUWUJQ?= =?utf-8?B?RFpXSFc3b0N3dEVrbzUzRStsWWRkbGFLa2hwYXpERlpsNGptU1ExSXpCM2FD?= =?utf-8?B?bnM2eTBjOGlrUTlwUmpYWlVmQUY1VjdTNXk1WWRxbWp3VzdZSGVUS3h5a3dR?= =?utf-8?B?RVdya01taHR4enlhbVVacTdGMlRxVTcyM1lmOEl3S21FOFRSelhiTUtHMVZP?= =?utf-8?B?WFlBRjYvQytIVXpQVW4wUFo4YUorM0ZNS3QxRmFTSjMybmNjRGpJTlZoenUx?= =?utf-8?B?RStadHllNFVwaDFqY3BnajVmZUhBWVptdExvbmNBM1luQTlFQmlHekxrTUNO?= =?utf-8?B?OFh0QlpzdEJSM3EvK2VpT24wNDVtck85NlN3TzhWZ1k1cEF4SGVWS3k1M0RU?= =?utf-8?Q?+H9R5Hz+V1f1Zhjaywd2ONyo8eKYk7IyU5EXvcU?= MIME-Version: 1.0 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: DB9PR04MB8477.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7b6bdd38-6844-4b62-ca5f-08d92ce6e38e X-MS-Exchange-CrossTenant-originalarrivaltime: 11 Jun 2021 14:40:42.0526 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: FjtKTpjd7RVyNslGfhDcS7MAWGLVcoFv7XbYOG1isqC8T49uWZjzlD0O93XF7d4cU92+CVFLlobf/HTHlu6xfA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8823 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210611_074045_960050_26FDE5AB X-CRM114-Status: GOOD ( 16.40 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org > From: Jacky Bai > Sent: Monday, June 7, 2021 4:39 PM > > i.MX 8ULP is part of the ULP family with emphasis on extreme > low-power techniques using the 28 nm fully depleted silicon on > insulator process. Like i.MX 7ULP, i.MX 8ULP continues to be > based on asymmetric architecture, however will add a third DSP > domain for advanced voice/audio capability and a Graphics domain > where it is possible to access graphics resources from the > application side or the realtime side. > > Signed-off-by: Jacky Bai The patch mostly looks good to me. Only a few minor comments. > diff --git a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi > b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi > new file mode 100644 > index 000000000000..469c2dcd4636 > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi > @@ -0,0 +1,474 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright 2021 NXP > + */ > + > +#include > +#include > +#include > + > +#include "imx8ulp-pinfunc.h" > + > +/ { > + interrupt-parent = <&gic>; > + #address-cells = <2>; > + #size-cells = <2>; > + > + aliases { > + ethernet0 = &fec; > + gpio0 = &gpiod; > + gpio1 = &gpioe; > + gpio2 = &gpiof; > + mmc0 = &usdhc0; > + mmc1 = &usdhc1; > + mmc2 = &usdhc2; > + serial0 = &lpuart4; > + serial1 = &lpuart5; > + serial2 = &lpuart6; > + serial3 = &lpuart7; > + usbphy0 = &usbphy1; > + usbphy1 = &usbphy2; > + }; > + > + cpus { > + #address-cells = <2>; > + #size-cells = <0>; > + > + A35_0: cpu@0 { > + device_type = "cpu"; > + compatible = "arm,cortex-a35"; > + reg = <0x0 0x0>; > + enable-method = "psci"; > + next-level-cache = <&A35_L2>; > + }; > + > + A35_1: cpu@1 { > + device_type = "cpu"; > + compatible = "arm,cortex-a35"; > + reg = <0x0 0x1>; > + enable-method = "psci"; > + next-level-cache = <&A35_L2>; > + }; > + > + A35_L2: l2-cache0 { > + compatible = "cache"; > + }; > + }; > + > + gic: interrupt-controller@2d400000 { > + compatible = "arm,gic-v3"; > + reg = <0x0 0x2d400000 0 0x10000>, /* GIC Dist */ > + <0x0 0x2d440000 0 0xc0000>; /* GICR (RD_base + SGI_base) > */ > + #interrupt-cells = <3>; > + interrupt-controller; > + interrupts = ; > + }; > + > + psci { > + compatible = "arm,psci-1.0"; > + method = "smc"; > + }; > + > + timer { > + compatible = "arm,armv8-timer"; > + interrupts = , /* Physical Secure > */ > + , /* Physical > Non-Secure */ > + , /* Virtual */ > + ; /* Hypervisor */ > + }; > + > + frosc: clock-frosc { > + compatible = "fixed-clock"; > + clock-frequency = <192000000>; > + clock-output-names = "frosc"; > + #clock-cells = <0>; > + }; > + > + lposc: clock-lposc { > + compatible = "fixed-clock"; > + clock-frequency = <1000000>; > + clock-output-names = "lposc"; > + #clock-cells = <0>; > + }; > + > + rosc: clock-rosc { > + compatible = "fixed-clock"; > + clock-frequency = <32768>; > + clock-output-names = "rosc"; > + #clock-cells = <0>; > + }; > + > + sosc: clock-sosc { > + compatible = "fixed-clock"; > + clock-frequency = <24000000>; > + clock-output-names = "sosc"; > + #clock-cells = <0>; > + }; > + > + soc@0 { > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0x0 0x0 0x40000000>; > + > + per_bridge3: bus@29000000 { > + compatible = "simple-bus"; > + reg = <0x29000000 0x800000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + wdog3: watchdog@292a0000 { > + compatible = "fsl,imx8ulp-wdt", "fsl,imx7ulp-wdt"; > + reg = <0x292a0000 0x10000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_WDOG3>; > + assigned-clocks = <&pcc3 IMX8ULP_CLK_WDOG3>; > + assigned-clocks-parents = <&cgc1 > IMX8ULP_CLK_SOSC_DIV2>; > + timeout-sec = <40>; > + }; > + > + cgc1: clock-controller@292c0000 { > + compatible = "fsl,imx8ulp-cgc1"; > + reg = <0x292c0000 0x10000>; > + clocks = <&rosc>, <&sosc>, <&frosc>, <&lposc>; > + clock-names = "rosc", "sosc", "frosc", "lposc"; > + #clock-cells = <1>; > + }; > + > + pcc3: clock-controller@292d0000 { > + compatible = "fsl,imx8ulp-pcc3"; > + reg = <0x292d0000 0x10000>; > + #clock-cells = <1>; > + }; > + > + tpm5: tpm@29340000 { > + compatible = "fsl,imx8ulp-tpm", "fsl,imx7ulp-tpm"; > + reg = <0x29340000 0x1000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_TPM5>, > + <&pcc3 IMX8ULP_CLK_TPM5>; > + clock-names = "ipg", "per"; > + status = "disabled"; > + }; > + > + lpi2c4: i2c@29370000 { > + compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c"; > + reg = <0x29370000 0x10000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_LPI2C4>, > + <&pcc3 IMX8ULP_CLK_LPI2C4>; > + clock-names = "per", "ipg"; > + assigned-clocks = <&pcc3 IMX8ULP_CLK_LPI2C4>; > + assigned-clock-parents = <&cgc1 > IMX8ULP_CLK_XBAR_DIVBUS>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + lpi2c5: i2c@29380000 { > + compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c"; > + reg = <0x29380000 0x10000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_LPI2C5>, > + <&pcc3 IMX8ULP_CLK_LPI2C5>; > + clock-names = "per", "ipg"; > + assigned-clocks = <&pcc3 IMX8ULP_CLK_LPI2C5>; > + assigned-clock-parents = <&cgc1 > IMX8ULP_CLK_XBAR_DIVBUS>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + lpuart4: serial@29390000 { > + compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > + reg = <0x29390000 0x1000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_LPUART4>; > + clock-names = "ipg"; > + status = "disabled"; > + }; > + > + lpuart5: serial@293a0000 { > + compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > + reg = <0x293a0000 0x1000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_LPUART5>; > + clock-names = "ipg"; > + status = "disabled"; > + }; > + > + lpspi4: spi@293b0000 { > + #address-cells = <1>; > + #size-cells = <0>; > + compatible = "fsl,imx8ulp-spi", "fsl,imx7ulp-spi"; > + reg = <0x293b0000 0x10000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_LPSPI4>, > + <&pcc3 IMX8ULP_CLK_LPSPI4>; > + clock-names = "per", "ipg"; > + assigned-clocks = <&pcc3 IMX8ULP_CLK_LPSPI4>; > + assigned-clock-parents = <&cgc1 > IMX8ULP_CLK_XBAR_DIVBUS>; > + assigned-clock-rates = <16000000>; > + status = "disabled"; > + }; > + > + lpspi5: spi@293c0000 { > + #address-cells = <1>; > + #size-cells = <0>; > + compatible = "fsl,imx8ulp-spi", "fsl,imx7ulp-spi"; > + reg = <0x293c0000 0x10000>; > + interrupts = ; > + clocks = <&pcc3 IMX8ULP_CLK_LPSPI5>, > + <&pcc3 IMX8ULP_CLK_LPSPI5>; > + clock-names = "per", "ipg"; > + assigned-clocks = <&pcc3 IMX8ULP_CLK_LPSPI5>; > + assigned-clock-parents = <&cgc1 > IMX8ULP_CLK_XBAR_DIVBUS>; > + assigned-clock-rates = <16000000>; > + status = "disabled"; > + }; > + }; > + > + per_bridge4: bus@29800000 { > + compatible = "simple-bus"; > + reg = <0x29800000 0x800000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + pcc4: clock-controller@29800000 { > + compatible = "fsl,imx8ulp-pcc4"; > + reg = <0x29800000 0x10000>; > + #clock-cells = <1>; > + }; > + > + lpi2c6: i2c@29840000 { > + compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c"; > + reg = <0x29840000 0x10000>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_LPI2C6>, > + <&pcc4 IMX8ULP_CLK_LPI2C6>; > + clock-names = "per", "ipg"; > + assigned-clocks = <&pcc4 IMX8ULP_CLK_LPI2C6>; > + assigned-clock-parents = <&cgc1 > IMX8ULP_CLK_XBAR_DIVBUS>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + lpi2c7: i2c@29850000 { > + compatible = "fsl,imx8ulp-lpi2c", "fsl,imx7ulp-lpi2c"; > + reg = <0x29850000 0x10000>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_LPI2C7>, > + <&pcc4 IMX8ULP_CLK_LPI2C7>; > + clock-names = "per", "ipg"; > + assigned-clocks = <&pcc4 IMX8ULP_CLK_LPI2C7>; > + assigned-clock-parents = <&cgc1 > IMX8ULP_CLK_XBAR_DIVBUS>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + lpuart6: serial@29860000 { > + compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > + reg = <0x29860000 0x1000>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_LPUART6>; > + clock-names = "ipg"; > + status = "disabled"; > + }; > + > + lpuart7: serial@29870000 { > + compatible = "fsl,imx8ulp-lpuart", "fsl,imx7ulp-lpuart"; > + reg = <0x29870000 0x1000>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_LPUART7>; > + clock-names = "ipg"; > + status = "disabled"; > + }; > + > + iomuxc1: pinctrl@298c0000 { > + compatible = "fsl,imx8ulp-iomuxc1"; > + reg = <0x298c0000 0x10000>; > + }; > + > + usdhc0: mmc@298d0000 { > + compatible = "fsl,imx8ulp-usdhc", "fsl,imx8mm-usdhc"; > + reg = <0x298d0000 0x10000>; > + interrupts = ; > + clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>, > + <&cgc1 IMX8ULP_CLK_XBAR_AD_DIVPLAT>, > + <&pcc4 IMX8ULP_CLK_USDHC0>; > + clock-names = "ipg", "ahb", "per"; > + fsl,tuning-start-tap = <20>; > + fsl,tuning-step= <2>; > + bus-width = <4>; > + status = "disabled"; > + }; > + > + usdhc1: mmc@298e0000 { > + compatible = "fsl,imx8ulp-usdhc", "fsl,imx8mm-usdhc"; > + reg = <0x298e0000 0x10000>; > + interrupts = ; > + clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>, > + <&cgc1 IMX8ULP_CLK_NIC_PER_DIVPLAT>, > + <&pcc4 IMX8ULP_CLK_USDHC1>; > + clock-names = "ipg", "ahb", "per"; > + fsl,tuning-start-tap = <20>; > + fsl,tuning-step= <2>; > + bus-width = <4>; > + status = "disabled"; > + }; > + > + usdhc2: mmc@298f0000 { > + compatible = "fsl,imx8ulp-usdhc", "fsl,imx8mm-usdhc"; > + reg = <0x298f0000 0x10000>; > + interrupts = ; > + clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>, > + <&cgc1 IMX8ULP_CLK_NIC_PER_DIVPLAT>, > + <&pcc4 IMX8ULP_CLK_USDHC2>; > + clock-names = "ipg", "ahb", "per"; > + fsl,tuning-start-tap = <20>; > + fsl,tuning-step= <2>; > + bus-width = <4>; > + status = "disabled"; > + }; > + > + usbotg1: usb@29900000 { > + compatible = "fsl,imx8ulp-usb", "fsl,imx7ulp-usb", > "fsl,imx6ul-usb"; > + reg = <0x29900000 0x200>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_USB0>; > + phys = <&usbphy1>; > + fsl,usbmisc = <&usbmisc1 0>; > + ahb-burst-config = <0x0>; > + tx-burst-size-dword = <0x8>; > + rx-burst-size-dword = <0x8>; > + status = "disabled"; > + }; > + > + usbmisc1: usbmisc@29900200 { > + compatible = "fsl,imx8ulp-usbmisc", "fsl,imx7ulp-usbmisc", > "fsl,imx7d-usbmisc"; I guess we can drop the oldest one if no special requirement > + #index-cells = <1>; > + reg = <0x29900200 0x200>; > + status = "disabled"; > + }; > + > + usbphy1: usb-phy@29910000 { > + compatible = "fsl,imx7ulp-usbphy", "fsl,imx7ulp-usbphy", > "fsl,imx6ul-usbphy"; Duplicated imx7ulp-usbphy? > + reg = <0x29910000 0x10000>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_USB0_PHY>; > + #phy-cells = <0>; > + status = "disabled"; > + }; > + > + usbotg2: usb@29920000 { > + compatible = "fsl,imx8ulp-usb", "fsl,imx7ulp-usb", > "fsl,imx6ul-usb"; Ditto Regards Aisheng > + reg = <0x29920000 0x200>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_USB1>; > + phys = <&usbphy2>; > + fsl,usbmisc = <&usbmisc2 0>; > + ahb-burst-config = <0x0>; > + tx-burst-size-dword = <0x8>; > + rx-burst-size-dword = <0x8>; > + status = "disabled"; > + }; > + > + usbmisc2: usbmisc@29920200 { > + compatible = "fsl,imx8ulp-usbmisc", "fsl,imx7ulp-usbmisc", > "fsl,imx7d-usbmisc"; > + #index-cells = <1>; > + reg = <0x29920200 0x200>; > + status = "disabled"; > + }; > + > + usbphy2: usb-phy@29930000 { > + compatible = "fsl,imx7ulp-usbphy", "fsl,imx7ulp-usbphy", > "fsl,imx6ul-usbphy"; > + reg = <0x29930000 0x10000>; > + interrupts = ; > + clocks = <&pcc4 IMX8ULP_CLK_USB1_PHY>; > + #phy-cells = <0>; > + status = "disabled"; > + }; > + > + fec: ethernet@29950000 { > + compatible = "fsl,imx8ulp-fec", "fsl,imx6ul-fec"; > + reg = <0x29950000 0x10000>; > + interrupts = ; > + interrupt-names = "int0"; > + clocks = <&pcc4 IMX8ULP_CLK_ENET>, > + <&pcc4 IMX8ULP_CLK_ENET>, > + <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>; > + clock-names = "ipg", "ahb", "ptp"; > + assigned-clocks = <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>; > + assigned-clock-parents = <&cgc1 IMX8ULP_CLK_SOSC>; > + assigned-clock-rates = <24000000>; > + fsl,num-tx-queues = <1>; > + fsl,num-rx-queues = <1>; > + status = "disabled"; > + }; > + }; > + > + gpioe: gpio@2d000000 { > + compatible = "fsl,imx8ulp-gpio", "fsl,imx7ulp-gpio"; > + reg = <0x2d000080 0x1000>, <0x2d000040 0x40>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupts = ; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pcc4 IMX8ULP_CLK_RGPIOE>, > + <&pcc4 IMX8ULP_CLK_PCTLE>; > + clock-names = "gpio", "port"; > + gpio-ranges = <&iomuxc1 0 32 24>; > + }; > + > + gpiof: gpio@2d010000 { > + compatible = "fsl,imx8ulp-gpio", "fsl,imx7ulp-gpio"; > + reg = <0x2d010080 0x1000>, <0x2d010040 0x40>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupts = ; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pcc4 IMX8ULP_CLK_RGPIOF>, > + <&pcc4 IMX8ULP_CLK_PCTLF>; > + clock-names = "gpio", "port"; > + gpio-ranges = <&iomuxc1 0 64 32>; > + }; > + > + per_bridge5: bus@2d800000 { > + compatible = "simple-bus"; > + reg = <0x2d800000 0x800000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + cgc2: clock-controller@2da60000 { > + compatible = "fsl,imx8ulp-cgc2"; > + reg = <0x2da60000 0x10000>; > + clocks = <&sosc>, <&frosc>; > + clock-names = "sosc", "frosc"; > + #clock-cells = <1>; > + }; > + > + pcc5: clock-controller@2da70000 { > + compatible = "fsl,imx8ulp-pcc5"; > + reg = <0x2da70000 0x10000>; > + #clock-cells = <1>; > + }; > + }; > + > + gpiod: gpio@2e200000 { > + compatible = "fsl,imx8ulp-gpio", "fsl,imx7ulp-gpio"; > + reg = <0x2e200080 0x1000>, <0x2e200040 0x40>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupts = ; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pcc5 IMX8ULP_CLK_RGPIOD>, > + <&pcc5 IMX8ULP_CLK_RGPIOD>; > + clock-names = "gpio", "port"; > + gpio-ranges = <&iomuxc1 0 0 24>; > + }; > + }; > +}; > -- > 2.26.2 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel