From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id CDE9DC433EF for ; Thu, 24 Feb 2022 19:50:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=/D5+t0JobJ1yJPJv9QNwY57ey2BBPYkNzjZtKGNZ/Wc=; b=K42BS+FRwRXjIl K3i0RzZldPD8wVh87aj9vPTZtrHJ7ruazJzpb8NSWN3ZzrNGBCTTXaq4R48CqQzzLXl8sdlH0VDEI 5H9UwmKWLoLb0XYywPW+IIgA5s4Px4G9inf+RM/Y+UuYJxb6nc+fey6BWvU6TM9yX3uqh0FVNldat ADxqyASkUWepHrcByj9hmBxhI0FqH2cFe8Pua8PAoeg9FpNMicmTMTDkmcMROHWfXltJycyFvqSfW VqbXF53N/zmM3nzVwiE2KYSWGp2L1MFsfxdJsHfs2PvZ+cg9OwTchnYFEDg+k5Jzt5TPQKrr7OVMZ 6UqUJwEu1C3olhUVJwCQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nNK6l-002Bdx-2Q; Thu, 24 Feb 2022 19:48:59 +0000 Received: from mail-oi1-x22b.google.com ([2607:f8b0:4864:20::22b]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nNK6h-002BdZ-6f for linux-arm-kernel@lists.infradead.org; Thu, 24 Feb 2022 19:48:56 +0000 Received: by mail-oi1-x22b.google.com with SMTP id x193so4622979oix.0 for ; Thu, 24 Feb 2022 11:48:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to; bh=YpCPN12fmyvtZ3VxGfCIknwO/QSMW1ppj6lyaT35Vx4=; b=pK19w9BTReh2iS/hVdIV2GaNUrOGpjc4L69qtRJOPPfr/BiDh2FLe64nCxdJqhA8Wu 3/Adks73h/3ybVh6pMLtOj5Rlt5pkOUUj3YA1vj2HGImylA0gbGBg5aPYXJFKqQo6yun EMrxE65v/RHEZ0fOMJa8J2HlmBFKD9hSfbe46xWK13a69K2oRfMQGCAeTWXl57MqXn/p A6BVUdxy++vBh04rxe72suQaBVkTEM04uVxQoZUGmXKWA+Y49Q6YHXt5g8DhGAyMUgFi D/Vayc8QHg4BCz24ntf1vLT+/aaHIj68xC1KNZq99Z3CaklVCKLNNfwOnFXlc+4jmfln J9bg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to; bh=YpCPN12fmyvtZ3VxGfCIknwO/QSMW1ppj6lyaT35Vx4=; b=nXdB5Gh5WOF2LB/wlNg/bsL/iaRifuw/6g57mmSL89eHrEy4S2jw6VhRFlm7aEuYZB 70z4f0oDEZpNitqL4rIde1zN9r+KixQay6WZncvEE1ClFbVTxWMy4e8lusT89VNud83i FooxHTnqdJUUaa6Ye5aWuLvQq0IEJ6XE8FpaPu50PWEubrrYR3pjSheNUTkTsiYbn8Zl ttsHDECHQJ5pbke9OU/nHOsONKVnM4NJyhoNOYi8XYoHGFFvmMzzBlVB9oh0lAPMTgdA dWGxXPqLXK7+5CKWb+sql0DooRV8MxUtUnXaY1jv5g5TbhLc8rGvSqTzJXDHJBZt9+jx TjVw== X-Gm-Message-State: AOAM532YjIR9oqSx268tyoJ1jbi/z3Cz5LK5NuOjpxErdMUJNADKKeuH iObMSmj4pFMvbYQLrsHpXReguQ== X-Google-Smtp-Source: ABdhPJzKeCMq10+IjJPvyVIa2uOMWEU2rndAS06yEdTPF6U16PF6kORu+SzOAcMwVifHKbtDyUiFTA== X-Received: by 2002:a05:6870:2418:b0:d3:1052:aac0 with SMTP id n24-20020a056870241800b000d31052aac0mr1919223oap.80.1645732133566; Thu, 24 Feb 2022 11:48:53 -0800 (PST) Received: from builder.lan ([2600:1700:a0:3dc8:3697:f6ff:fe85:aac9]) by smtp.gmail.com with ESMTPSA id bl16-20020a056808309000b002d43b28a8bdsm241679oib.14.2022.02.24.11.48.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Feb 2022 11:48:53 -0800 (PST) Date: Thu, 24 Feb 2022 13:48:51 -0600 From: Bjorn Andersson To: Baruch Siach Cc: Thierry Reding , Uwe Kleine-K?nig , Andy Gross , Baruch Siach , Balaji Prakash J , Rob Herring , Robert Marko , Kathiravan T , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH 2/3] dt-bindings: pwm: add IPQ6018 binding Message-ID: References: <17dd231f496d09ed8502bdd505eaa77bb6637e4b.1644226245.git.baruch@tkos.co.il> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220224_114855_272503_A4686B7E X-CRM114-Status: GOOD ( 22.18 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Mon 07 Feb 03:30 CST 2022, Baruch Siach wrote: > From: Baruch Siach > = > DT binding for the PWM block in Qualcomm IPQ6018 SoC. > = > Signed-off-by: Baruch Siach Reviewed-by: Bjorn Andersson Regards, Bjorn > --- > This series does not convert the TCSR binding documentation to YAML. As > a result, this commit adds a new dt_binding_check warning: > = > /example-0/syscon@1937000: failed to match any schema with compatible: ['= qcom,tcsr-ipq 6018', 'syscon', 'simple-mfd'] > = > If that is a blocker to IPQ6018 PWM support, so be it. Patches will wait > for someone else to push them further. > = > v10: > = > No change > = > v9: > = > Add 'ranges' property to example (Rob) > = > Drop label in example (Rob) > = > v8: > = > Add size cell to 'reg' (Rob) > = > v7: > = > Use 'reg' instead of 'offset' (Rob) > = > Drop 'clock-names' and 'assigned-clock*' (Bjorn) > = > Use single cell address/size in example node (Bjorn) > = > Move '#pwm-cells' lower in example node (Bjorn) > = > List 'reg' as required > = > v6: > = > Device node is child of TCSR; remove phandle (Rob Herring) > = > Add assigned-clocks/assigned-clock-rates (Uwe Kleine-K=F6nig) > = > v5: Use qcom,pwm-regs for phandle instead of direct regs (Bjorn > Andersson, Kathiravan T) > = > v4: Update the binding example node as well (Rob Herring's bot) > = > v3: s/qcom,pwm-ipq6018/qcom,ipq6018-pwm/ (Rob Herring) > = > v2: Make #pwm-cells const (Rob Herring) > --- > .../devicetree/bindings/pwm/ipq-pwm.yaml | 53 +++++++++++++++++++ > 1 file changed, 53 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pwm/ipq-pwm.yaml > = > diff --git a/Documentation/devicetree/bindings/pwm/ipq-pwm.yaml b/Documen= tation/devicetree/bindings/pwm/ipq-pwm.yaml > new file mode 100644 > index 000000000000..857086ad539e > --- /dev/null > +++ b/Documentation/devicetree/bindings/pwm/ipq-pwm.yaml > @@ -0,0 +1,53 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/pwm/ipq-pwm.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Qualcomm IPQ6018 PWM controller > + > +maintainers: > + - Baruch Siach > + > +properties: > + "#pwm-cells": > + const: 2 > + > + compatible: > + const: qcom,ipq6018-pwm > + > + reg: > + description: Offset of PWM register in the TCSR block. > + maxItems: 1 > + > + clocks: > + maxItems: 1 > + > +required: > + - compatible > + - reg > + - clocks > + - "#pwm-cells" > + > +additionalProperties: false > + > +examples: > + - | > + #include > + > + syscon@1937000 { > + compatible =3D "qcom,tcsr-ipq6018", "syscon", "simple-mfd"; > + reg =3D <0x01937000 0x21000>; > + #address-cells =3D <1>; > + #size-cells =3D <1>; > + ranges =3D <0 0x1937000 0x21000>; > + > + pwm: pwm@a010 { > + compatible =3D "qcom,ipq6018-pwm"; > + reg =3D <0xa010 0x20>; > + clocks =3D <&gcc GCC_ADSS_PWM_CLK>; > + assigned-clocks =3D <&gcc GCC_ADSS_PWM_CLK>; > + assigned-clock-rates =3D <100000000>; > + #pwm-cells =3D <2>; > + }; > + }; > -- = > 2.34.1 > = _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel