From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.1 required=3.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED,DKIM_VALID,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE, SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D6216C433E2 for ; Wed, 16 Sep 2020 16:55:45 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7E7EF20639 for ; Wed, 16 Sep 2020 16:55:45 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="eUfmlRK9"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CVXWxM3E" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 7E7EF20639 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Type: Content-Transfer-Encoding:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:Subject: From:References:To:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=29FM9R2y1igc8eov1HRFtbKFbGwdyhJ7dUplyuFZf/o=; b=eUfmlRK9y2T+Falq5uoW31siD nOFigpKfHdY4rn5SajEKdTiAd9WODpNyv9J7RX8+vVtUbOIGtpfNWGqFAWWbuDwP0bOvBWxJqS/DN G8sVR2iOC7YORWVoBttUZweapUPoLkhU1GK+bhPzxsE8JanK8gR64Yuos4BQ4vhEjp94BOQJ4iivu 2zHujVu/VEqH3Ns2kpguLtZs3p/RyWxC7sY76K+84NsjhGVB7zTnvKbQqEs+QxAJJVhzRk/C6Znal H/+rL39EQEWccO8dE/40ikqR8vMdJrbYy+SRwwqbfl+/9AE3V8hNcI1B4Nm3OzjRqMuA9vkzH9AWk XnME2/3kg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kIahM-0002pc-P5; Wed, 16 Sep 2020 16:54:24 +0000 Received: from mail-pj1-x1042.google.com ([2607:f8b0:4864:20::1042]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kIahK-0002oT-9X for linux-arm-kernel@lists.infradead.org; Wed, 16 Sep 2020 16:54:23 +0000 Received: by mail-pj1-x1042.google.com with SMTP id kk9so1838383pjb.2 for ; Wed, 16 Sep 2020 09:54:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=to:cc:references:from:subject:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=BWx7U02Xwgr8h49vHLlU3F7645ke/l6EjELjcLk+Gho=; b=CVXWxM3EdUVW+s267ZSITr5ygZ99ky/R0r9hiMKW+V6Tq6Q1KzlFzlV/rLrhiMgT1A NyoxGsf9dx5Sd+OWqFbPITmrc7ZUu46kJUo2Et90OOpR8UuIS3SjjkNfkYeWDwp7dXC4 dd7lBVMXidnp687j39KHM5NYqYwn2h6SITK90Yf9nyNRmv2qakPaQxgO4gnfLzyrEJ90 YnUPGmaXIXc/tB3Kjjc/0+XTwnrO28SzArjQtI/cKcCtuzYuf/BW9Uvs/VyVCGDyLEW8 fEDaHquXyiJqbpIPs69Jup1+XyxDaB2bOIP+PnAj2G2KsXBPZ3KSMReHqW+j1cO6VTbU x1ww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:to:cc:references:from:subject:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=BWx7U02Xwgr8h49vHLlU3F7645ke/l6EjELjcLk+Gho=; b=qmGNLViO9WeIGOVyZmoGGPvhd5dB6lIqKo475DmDqx8iujQHfUURkn/DYkHGSBmeN0 FpN281RCXQknaFgF7v+jIfCpvI5VMwdGlvhM5qxSL4qpBDQoHvAcpBbdP1CawgUnubPI HHcKdajbYPLXBF5V2IS+AVL6oobqxWiAY5vbSCgJRxK3LStYH3PhDri2+IeqwKQwKVzV kzA9itVhogzVL5jB3zZ+sNqW3n16Io0SamhtmcFd1Dp5tIRa7bc83YqF6jYRZsbZhBUO xE10bNLs2U6jjHO0IZPO2/7buBmPMzr2D1NddTzoO/rmfnprAJSRuqIpJYzxSfW/BNTK v3sw== X-Gm-Message-State: AOAM533/akLsOEDf6DCuLF2YRKgS0h9sIF9BeWwkXJ0uzguisrVL5Mss l1Vj038HehvjczoCV3I1INOIzzv5eimSJg== X-Google-Smtp-Source: ABdhPJzmRu7YqDULZ99DIjYylvkSLVya0IErESyiEaqwo7Iqiw7zCeb34q1HcqeoQyFbJI9UKFi/XA== X-Received: by 2002:a17:90b:a0a:: with SMTP id gg10mr4808469pjb.20.1600275260082; Wed, 16 Sep 2020 09:54:20 -0700 (PDT) Received: from [10.230.28.120] ([192.19.223.252]) by smtp.gmail.com with ESMTPSA id s19sm18477822pfc.69.2020.09.16.09.54.18 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 16 Sep 2020 09:54:19 -0700 (PDT) To: Marc Zyngier , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20200901144324.1071694-1-maz@kernel.org> From: Florian Fainelli Subject: Re: [PATCH v3 00/16] arm/arm64: Turning IPIs into normal interrupts Message-ID: Date: Wed, 16 Sep 2020 09:54:17 -0700 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101 Firefox/78.0 Thunderbird/78.2.2 MIME-Version: 1.0 In-Reply-To: <20200901144324.1071694-1-maz@kernel.org> Content-Language: en-US X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200916_125422_374739_68B0D2F5 X-CRM114-Status: GOOD ( 23.68 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Sumit Garg , kernel-team@android.com, Russell King , Jason Cooper , Saravana Kannan , Andrew Lunn , Catalin Marinas , Gregory Clement , Thomas Gleixner , Will Deacon , Valentin Schneider Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 9/1/2020 7:43 AM, Marc Zyngier wrote: > For as long as SMP ARM has existed, IPIs have been handled as > something special. The arch code and the interrupt controller exchange > a couple of hooks (one to generate an IPI, another to handle it). > > Although this is perfectly manageable, it prevents the use of features > that we could use if IPIs were Linux IRQs (such as pseudo-NMIs). It > also means that each interrupt controller driver has to follow an > architecture-specific interface instead of just implementing the base > irqchip functionalities. The arch code also duplicates a number of > things that the core irq code already does (such as calling > set_irq_regs(), irq_enter()...). > > This series tries to remedy this on arm/arm64 by offering a new > registration interface where the irqchip gives the arch code a range > of interrupts to use for IPIs. The arch code requests these as normal > per-cpu interrupts. > > The bulk of the work is at the interrupt controller level, where all 5 > irqchips used on arm+SMP/arm64 get converted. > > Finally, we drop the legacy registration interface as well as the > custom statistics accounting. > > Note that I have had a look at providing a "generic" interface by > expanding the kernel/irq/ipi.c bag of helpers, but so far all > irqchips have very different requirements, so there is hardly anything > to consolidate for now. Maybe some as hip04 and the Marvell horror get > cleaned up (the latter certainly could do with a good dusting). > > This has been tested on a bunch of 32 and 64bit guests (GICv2, GICv3), > as well as 64bit bare metal (GICv3). The RPi part has only been tested > in QEMU as a 64bit guest, while the HiSi and Marvell parts have only > been compile-tested. > > I'm aiming for 5.10 for this, so any comment would be appreciated. FWIW, I boot tested this on a Brahma-B53 device (GIC-400) in 32-bit and 64-bit mode and on a Brahma-B15 device (GIC-400 as well) and both devices worked in all 3 configurations: Tested-by: Florian Fainelli All cores were brought up successfully. All of these devices use PSCI/ATF FWIW. -- Florian _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel