From: Shaokun Zhang <zhangshaokun@hisilicon.com>
To: <linux-arm-kernel@lists.infradead.org>
Cc: Mark Rutland <mark.rutland@arm.com>,
Will Deacon <will@kernel.org>,
"John Garry" <john.garry@huawei.com>,
Jonathan Cameron <Jonathan.Cameron@huawei.com>,
Qi Liu <liuqi115@huawei.com>
Subject: Re: [PATCH v4 0/9] Add support for HiSilicon Hip09 uncore PMU driver
Date: Wed, 24 Mar 2021 14:32:05 +0800 [thread overview]
Message-ID: <d6dc3662-7f95-34c5-19e7-3e7a6dbe44a8@hisilicon.com> (raw)
In-Reply-To: <1615186237-22263-1-git-send-email-zhangshaokun@hisilicon.com>
Hi all,
A gentle ping?
Apologies for the noise.
Thanks,
Shaokun
On 2021/3/8 14:50, Shaokun Zhang wrote:
> This patchset adds support for HiSilicon Hip09 SoC uncore PMUs driver
> which is PMU v2 and it includes:
> (a) Cleanup the unnecessary sanity check in patch1;
> (b) Refactor interrupt registration and handler function for later
> new uncore PMU driver in patch2;
> (c) Update the PMU version suffiex for existing driver in patch3
> (d) Some new functions are added on L3C/HHA PMU in patch4/5;
> (e) New DDRC PMU model is supported using programmable counter and
> supports more events in patch6;
> (f) Add new modules SLLC and PA PMU drivers in patch7/8;
> (g) Update the perf document for the new functions and modules in
> patch9;
>
> ChangeLog
> v3-->v4:
> 1. Rebase to Linux 5.12-rc2
> 2. Fix some typos
>
> v2-->v3:
> 1. Address Mark's comments adding detailed description in
> git commit log to introduce new filters
> 2. Fix some typos
> 3. Add one cleanup patch to remove redundant check
>
> v1-->v2:
> 1. Address John's comments and fix some typos
> 2. Add John's Reviewed-by tags
>
> Cc: Mark Rutland <mark.rutland@arm.com>
> Cc: Will Deacon <will@kernel.org>
> Cc: John Garry <john.garry@huawei.com>
> Cc: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> Cc: Qi Liu <liuqi115@huawei.com>
>
> Shaokun Zhang (9):
> drivers/perf: hisi: Remove unnecessary check of counter index
> drivers/perf: hisi: Refactor code for more uncore PMUs
> drivers/perf: hisi: Add PMU version for uncore PMU drivers.
> drivers/perf: hisi: Add new functions for L3C PMU
> drivers/perf: hisi: Add new functions for HHA PMU
> drivers/perf: hisi: Update DDRC PMU for programmable counter
> drivers/perf: hisi: Add support for HiSilicon SLLC PMU driver
> drivers/perf: hisi: Add support for HiSilicon PA PMU driver
> docs: perf: Add new description on HiSilicon uncore PMU v2
>
> Documentation/admin-guide/perf/hisi-pmu.rst | 49 +++
> drivers/perf/hisilicon/Makefile | 3 +-
> drivers/perf/hisilicon/hisi_uncore_ddrc_pmu.c | 348 +++++++++++------
> drivers/perf/hisilicon/hisi_uncore_hha_pmu.c | 301 ++++++++++-----
> drivers/perf/hisilicon/hisi_uncore_l3c_pmu.c | 355 ++++++++++++-----
> drivers/perf/hisilicon/hisi_uncore_pa_pmu.c | 500 ++++++++++++++++++++++++
> drivers/perf/hisilicon/hisi_uncore_pmu.c | 71 +++-
> drivers/perf/hisilicon/hisi_uncore_pmu.h | 20 +-
> drivers/perf/hisilicon/hisi_uncore_sllc_pmu.c | 530 ++++++++++++++++++++++++++
> include/linux/cpuhotplug.h | 2 +
> 10 files changed, 1864 insertions(+), 315 deletions(-)
> create mode 100644 drivers/perf/hisilicon/hisi_uncore_pa_pmu.c
> create mode 100644 drivers/perf/hisilicon/hisi_uncore_sllc_pmu.c
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-03-24 6:34 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-08 6:50 [PATCH v4 0/9] Add support for HiSilicon Hip09 uncore PMU driver Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 1/9] drivers/perf: hisi: Remove unnecessary check of counter index Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 2/9] drivers/perf: hisi: Refactor code for more uncore PMUs Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 3/9] drivers/perf: hisi: Add PMU version for uncore PMU drivers Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 4/9] drivers/perf: hisi: Add new functions for L3C PMU Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 5/9] drivers/perf: hisi: Add new functions for HHA PMU Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 6/9] drivers/perf: hisi: Update DDRC PMU for programmable counter Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 7/9] drivers/perf: hisi: Add support for HiSilicon SLLC PMU driver Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 8/9] drivers/perf: hisi: Add support for HiSilicon PA " Shaokun Zhang
2021-03-08 6:50 ` [PATCH v4 9/9] docs: perf: Add new description on HiSilicon uncore PMU v2 Shaokun Zhang
2021-03-24 6:32 ` Shaokun Zhang [this message]
2021-03-25 13:43 ` [PATCH v4 0/9] Add support for HiSilicon Hip09 uncore PMU driver Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d6dc3662-7f95-34c5-19e7-3e7a6dbe44a8@hisilicon.com \
--to=zhangshaokun@hisilicon.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=john.garry@huawei.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=liuqi115@huawei.com \
--cc=mark.rutland@arm.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).