From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.6 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 29A73C4CECE for ; Fri, 13 Mar 2020 10:29:48 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 25A0C2074C for ; Fri, 13 Mar 2020 10:29:48 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mg.codeaurora.org header.i=@mg.codeaurora.org header.b="pNrutdlR" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726616AbgCMK3p (ORCPT ); Fri, 13 Mar 2020 06:29:45 -0400 Received: from mail27.static.mailgun.info ([104.130.122.27]:41683 "EHLO mail27.static.mailgun.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726595AbgCMK3p (ORCPT ); Fri, 13 Mar 2020 06:29:45 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1584095384; h=References: In-Reply-To: Message-Id: Date: Subject: Cc: To: From: Sender; bh=fgDWAMgUeJqRKJwknQJfUuQdOToB6apgOLXfL6tOhyY=; b=pNrutdlRpttnu3GCnjYLqNy0A3+3NHftC6vizmN+5ApuKDVucxOReZ67RkvynApXHOuLLthM jUolppEICtQx+9a+qbC3rK0HZE6jckzf7ne/w6WKQK92W0Aqh8heOCqgX2u3xaUsXTlR4RnT wRjkJX2IoibQ5/j0Ln6GdLE08Xc= X-Mailgun-Sending-Ip: 104.130.122.27 X-Mailgun-Sid: WyI1MzIzYiIsICJsaW51eC1hcm0tbXNtQHZnZXIua2VybmVsLm9yZyIsICJiZTllNGEiXQ== Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by mxa.mailgun.org with ESMTP id 5e6b6097.7fba7a8ea960-smtp-out-n01; Fri, 13 Mar 2020 10:29:43 -0000 (UTC) Received: by smtp.codeaurora.org (Postfix, from userid 1001) id ABF4EC44792; Fri, 13 Mar 2020 10:29:43 +0000 (UTC) Received: from akashast-linux.qualcomm.com (blr-c-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: akashast) by smtp.codeaurora.org (Postfix) with ESMTPSA id 45019C432C2; Fri, 13 Mar 2020 10:29:39 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 45019C432C2 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=none smtp.mailfrom=akashast@codeaurora.org From: Akash Asthana To: robh+dt@kernel.org, agross@kernel.org, mark.rutland@arm.com Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, mgautam@codeaurora.org, rojay@codeaurora.org, c_skakit@codeaurora.org, mka@chromium.org, Akash Asthana Subject: [PATCH V5 3/3] dt-bindings: geni-se: Add binding for UART pin swap Date: Fri, 13 Mar 2020 15:59:10 +0530 Message-Id: <1584095350-841-4-git-send-email-akashast@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1584095350-841-1-git-send-email-akashast@codeaurora.org> References: <1584095350-841-1-git-send-email-akashast@codeaurora.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add documentation to support RX/TX/CTS/RTS pin swap in HW. Signed-off-by: Akash Asthana --- Changes in V5: - As per Matthias's comment, remove rx-tx-cts-rts-swap property from UART child node. Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml index 533400b..85f9028 100644 --- a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml @@ -172,6 +172,12 @@ patternProperties: - description: UART core irq - description: Wakeup irq (RX GPIO) + rx-tx-swap: + description: RX and TX pins are swapped + + cts-rts-swap: + description: CTS and RTS pins are swapped + required: - compatible - interrupts -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project