From: Sibi Sankar <sibis@codeaurora.org>
To: bjorn.andersson@linaro.org, dianders@chromium.org, mka@chromium.org
Cc: viresh.kumar@linaro.org, sboyd@kernel.org, agross@kernel.org,
robh+dt@kernel.org, rjw@rjwysocki.net,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
Sibi Sankar <sibis@codeaurora.org>
Subject: [PATCH v3 0/2] DDR/L3 Scaling support on SC7280 SoCs
Date: Wed, 12 May 2021 13:41:21 +0530 [thread overview]
Message-ID: <1620807083-5451-1-git-send-email-sibis@codeaurora.org> (raw)
The patch series adds support for DDR/L3 Scaling on SC7280 SoCs.
V3:
* Rename opp table nodes [Matthias]
* Rename opp phandles [Doug]
V2:
* Add a new opp table for cpu 7 to account for the additional frequencies
supported by it.
Depends on the following patch series:
L3 Provider Support: https://lore.kernel.org/lkml/1618556290-28303-1-git-send-email-okukatla@codeaurora.org/
CPUfreq Support: https://lore.kernel.org/lkml/1618020280-5470-2-git-send-email-tdas@codeaurora.org/
RPMH Provider Support: https://lore.kernel.org/lkml/1619517059-12109-1-git-send-email-okukatla@codeaurora.org/
It also depends on L3 and cpufreq dt nodes from the ^^ series to not have
overlapping memory regions.
Sibi Sankar (2):
cpufreq: blacklist SC7280 in cpufreq-dt-platdev
arm64: dts: qcom: sc7280: Add cpu OPP tables
arch/arm64/boot/dts/qcom/sc7280.dtsi | 215 +++++++++++++++++++++++++++++++++++
drivers/cpufreq/cpufreq-dt-platdev.c | 1 +
2 files changed, 216 insertions(+)
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
next reply other threads:[~2021-05-12 8:12 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-12 8:11 Sibi Sankar [this message]
2021-05-12 8:11 ` [PATCH v3 1/2] cpufreq: blacklist SC7280 in cpufreq-dt-platdev Sibi Sankar
2021-05-20 3:56 ` Viresh Kumar
2021-05-20 7:20 ` Sibi Sankar
2021-05-31 18:21 ` Bjorn Andersson
2021-06-02 3:43 ` Sibi Sankar
2021-05-12 8:11 ` [PATCH v3 2/2] arm64: dts: qcom: sc7280: Add cpu OPP tables Sibi Sankar
2021-05-13 17:14 ` Matthias Kaehlcke
2021-07-30 22:20 ` Doug Anderson
2021-08-02 3:28 ` Sibi Sankar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1620807083-5451-1-git-send-email-sibis@codeaurora.org \
--to=sibis@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mka@chromium.org \
--cc=rjw@rjwysocki.net \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=viresh.kumar@linaro.org \
--subject='Re: [PATCH v3 0/2] DDR/L3 Scaling support on SC7280 SoCs' \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).