* [PATCH v2] iommu/arm-smmu: Avoid constant zero in TLBI writes @ 2019-05-29 11:55 Marc Gonzalez 2019-05-29 13:05 ` Will Deacon 0 siblings, 1 reply; 8+ messages in thread From: Marc Gonzalez @ 2019-05-29 11:55 UTC (permalink / raw) To: Robin Murphy, Will Deacon, Joerg Roedel Cc: MSM, Linux ARM, iommu, AngeloGioacchino Del Regno, Jeffrey Hugo, Andy Gross, Bjorn Andersson From: Robin Murphy <robin.murphy@arm.com> Apparently, some Qualcomm arm64 platforms which appear to expose their SMMU global register space are still, in fact, using a hypervisor to mediate it by trapping and emulating register accesses. Sadly, some deployed versions of said trapping code have bugs wherein they go horribly wrong for stores using r31 (i.e. XZR/WZR) as the source register. While this can be mitigated for GCC today by tweaking the constraints for the implementation of writel_relaxed(), to avoid any potential arms race with future compilers more aggressively optimising register allocation, the simple way is to just remove all the problematic constant zeros. For the write-only TLB operations, the actual value is irrelevant anyway and any old nearby variable will provide a suitable GPR to encode. The one point at which we really do need a zero to clear a context bank happens before any of the TLB maintenance where crashes have been reported, so is apparently not a problem... :/ Reported-by: AngeloGioacchino Del Regno <kholk11@gmail.com> Reviewed-by: Marc Gonzalez <marc.w.gonzalez@free.fr> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> Tested-by: AngeloGioacchino Del Regno <kholk11@gmail.com> Tested-by: Marc Gonzalez <marc.w.gonzalez@free.fr> Tested-by: Bjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: Robin Murphy <robin.murphy@arm.com> --- Changes from v1: - Tweak commit message (remove "compilers", s/hangs/crashes) - Add a comment before writel_relaxed --- drivers/iommu/arm-smmu.c | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c index 5e54cc0a28b3..3f352268fa8b 100644 --- a/drivers/iommu/arm-smmu.c +++ b/drivers/iommu/arm-smmu.c @@ -423,7 +423,8 @@ static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu, { unsigned int spin_cnt, delay; - writel_relaxed(0, sync); + /* Write "garbage" (rather than 0) to work around a qcom bug */ + writel_relaxed((unsigned long)sync, sync); for (delay = 1; delay < TLB_LOOP_TIMEOUT; delay *= 2) { for (spin_cnt = TLB_SPIN_COUNT; spin_cnt > 0; spin_cnt--) { if (!(readl_relaxed(status) & sTLBGSTATUS_GSACTIVE)) @@ -1763,8 +1764,9 @@ static void arm_smmu_device_reset(struct arm_smmu_device *smmu) } /* Invalidate the TLB, just in case */ - writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLH); - writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLNSNH); + /* Write "garbage" (rather than 0) to work around a qcom bug */ + writel_relaxed(reg, gr0_base + ARM_SMMU_GR0_TLBIALLH); + writel_relaxed(reg, gr0_base + ARM_SMMU_GR0_TLBIALLNSNH); reg = readl_relaxed(ARM_SMMU_GR0_NS(smmu) + ARM_SMMU_GR0_sCR0); -- 2.17.1 ^ permalink raw reply related [flat|nested] 8+ messages in thread
* Re: [PATCH v2] iommu/arm-smmu: Avoid constant zero in TLBI writes 2019-05-29 11:55 [PATCH v2] iommu/arm-smmu: Avoid constant zero in TLBI writes Marc Gonzalez @ 2019-05-29 13:05 ` Will Deacon 2019-05-29 14:31 ` Marc Gonzalez 0 siblings, 1 reply; 8+ messages in thread From: Will Deacon @ 2019-05-29 13:05 UTC (permalink / raw) To: Marc Gonzalez Cc: Robin Murphy, Joerg Roedel, MSM, Linux ARM, iommu, AngeloGioacchino Del Regno, Jeffrey Hugo, Andy Gross, Bjorn Andersson On Wed, May 29, 2019 at 01:55:48PM +0200, Marc Gonzalez wrote: > From: Robin Murphy <robin.murphy@arm.com> > > Apparently, some Qualcomm arm64 platforms which appear to expose their > SMMU global register space are still, in fact, using a hypervisor to > mediate it by trapping and emulating register accesses. Sadly, some > deployed versions of said trapping code have bugs wherein they go > horribly wrong for stores using r31 (i.e. XZR/WZR) as the source > register. ^^^ This should be in the comment instead of "qcom bug". > While this can be mitigated for GCC today by tweaking the constraints > for the implementation of writel_relaxed(), to avoid any potential > arms race with future compilers more aggressively optimising register > allocation, the simple way is to just remove all the problematic > constant zeros. For the write-only TLB operations, the actual value is > irrelevant anyway and any old nearby variable will provide a suitable > GPR to encode. The one point at which we really do need a zero to clear > a context bank happens before any of the TLB maintenance where crashes > have been reported, so is apparently not a problem... :/ Hmm. It would be nice to understand this a little better. In which cases does XZR appear to work? > Reported-by: AngeloGioacchino Del Regno <kholk11@gmail.com> > Reviewed-by: Marc Gonzalez <marc.w.gonzalez@free.fr> > Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> > Tested-by: AngeloGioacchino Del Regno <kholk11@gmail.com> > Tested-by: Marc Gonzalez <marc.w.gonzalez@free.fr> > Tested-by: Bjorn Andersson <bjorn.andersson@linaro.org> > Signed-off-by: Robin Murphy <robin.murphy@arm.com> > --- > Changes from v1: > - Tweak commit message (remove "compilers", s/hangs/crashes) > - Add a comment before writel_relaxed > --- > drivers/iommu/arm-smmu.c | 8 +++++--- > 1 file changed, 5 insertions(+), 3 deletions(-) > > diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c > index 5e54cc0a28b3..3f352268fa8b 100644 > --- a/drivers/iommu/arm-smmu.c > +++ b/drivers/iommu/arm-smmu.c > @@ -423,7 +423,8 @@ static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu, > { > unsigned int spin_cnt, delay; > > - writel_relaxed(0, sync); > + /* Write "garbage" (rather than 0) to work around a qcom bug */ > + writel_relaxed((unsigned long)sync, sync); > for (delay = 1; delay < TLB_LOOP_TIMEOUT; delay *= 2) { > for (spin_cnt = TLB_SPIN_COUNT; spin_cnt > 0; spin_cnt--) { > if (!(readl_relaxed(status) & sTLBGSTATUS_GSACTIVE)) > @@ -1763,8 +1764,9 @@ static void arm_smmu_device_reset(struct arm_smmu_device *smmu) > } > > /* Invalidate the TLB, just in case */ > - writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLH); > - writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLNSNH); > + /* Write "garbage" (rather than 0) to work around a qcom bug */ > + writel_relaxed(reg, gr0_base + ARM_SMMU_GR0_TLBIALLH); > + writel_relaxed(reg, gr0_base + ARM_SMMU_GR0_TLBIALLNSNH); Any reason not to make these obviously dummy values e.g.: /* * Text from the commit message about broken hypervisor */ #define QCOM_DUMMY_VAL_NOT_XZR ~0U That makes the callsites much easier to understand and I doubt there's a performance impact from allocating an extra register here. Will ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v2] iommu/arm-smmu: Avoid constant zero in TLBI writes 2019-05-29 13:05 ` Will Deacon @ 2019-05-29 14:31 ` Marc Gonzalez 2019-06-03 12:15 ` [PATCH v3] " Marc Gonzalez 0 siblings, 1 reply; 8+ messages in thread From: Marc Gonzalez @ 2019-05-29 14:31 UTC (permalink / raw) To: Will Deacon Cc: Robin Murphy, Joerg Roedel, MSM, Linux ARM, iommu, AngeloGioacchino Del Regno, Jeffrey Hugo, Andy Gross, Bjorn Andersson On 29/05/2019 15:05, Will Deacon wrote: > On Wed, May 29, 2019 at 01:55:48PM +0200, Marc Gonzalez wrote: > >> From: Robin Murphy <robin.murphy@arm.com> >> >> Apparently, some Qualcomm arm64 platforms which appear to expose their >> SMMU global register space are still, in fact, using a hypervisor to >> mediate it by trapping and emulating register accesses. Sadly, some >> deployed versions of said trapping code have bugs wherein they go >> horribly wrong for stores using r31 (i.e. XZR/WZR) as the source >> register. > > ^^^ > This should be in the comment instead of "qcom bug". As you wish. I wasn't sure how much was too much. >> While this can be mitigated for GCC today by tweaking the constraints >> for the implementation of writel_relaxed(), to avoid any potential >> arms race with future compilers more aggressively optimising register >> allocation, the simple way is to just remove all the problematic >> constant zeros. For the write-only TLB operations, the actual value is >> irrelevant anyway and any old nearby variable will provide a suitable >> GPR to encode. The one point at which we really do need a zero to clear >> a context bank happens before any of the TLB maintenance where crashes >> have been reported, so is apparently not a problem... :/ > > Hmm. It would be nice to understand this a little better. In which cases > does XZR appear to work? There are 4 occurrences of writel_relaxed(0 in the driver. The following do not crash. Perhaps they run natively from NS EL1. [ SMMU + 008000] = 00000000 [ SMMU + 009000] = 00000000 [ SMMU + 00a000] = 00000000 [ SMMU + 00b000] = 00000000 [ SMMU + 00c000] = 00000000 [ SMMU + 00d000] = 00000000 The following do crash. They trap to some evil place. [ SMMU + 00006c] = 00000000 [ SMMU + 000068] = 00000000 [ SMMU + 000070] = 11190070 NB: with Robin's patch, we end up writing 0 anyway. It would be "fun" if the emulation puked at !0 Unlikely since it worked for +70 > Any reason not to make these obviously dummy values e.g.: > > /* > * Text from the commit message about broken hypervisor > */ > #define QCOM_DUMMY_VAL_NOT_XZR ~0U > > That makes the callsites much easier to understand and I doubt there's a > performance impact from allocating an extra register here. Robin, what sayeth thee? Should I spin a v3? Regards. ^ permalink raw reply [flat|nested] 8+ messages in thread
* [PATCH v3] iommu/arm-smmu: Avoid constant zero in TLBI writes 2019-05-29 14:31 ` Marc Gonzalez @ 2019-06-03 12:15 ` Marc Gonzalez 2019-06-05 12:19 ` Will Deacon 2019-06-12 8:10 ` Joerg Roedel 0 siblings, 2 replies; 8+ messages in thread From: Marc Gonzalez @ 2019-06-03 12:15 UTC (permalink / raw) To: Will Deacon, Robin Murphy, Joerg Roedel Cc: MSM, Linux ARM, iommu, AngeloGioacchino Del Regno, Jeffrey Hugo, Andy Gross, Bjorn Andersson From: Robin Murphy <robin.murphy@arm.com> Apparently, some Qualcomm arm64 platforms which appear to expose their SMMU global register space are still, in fact, using a hypervisor to mediate it by trapping and emulating register accesses. Sadly, some deployed versions of said trapping code have bugs wherein they go horribly wrong for stores using r31 (i.e. XZR/WZR) as the source register. While this can be mitigated for GCC today by tweaking the constraints for the implementation of writel_relaxed(), to avoid any potential arms race with future compilers more aggressively optimising register allocation, the simple way is to just remove all the problematic constant zeros. For the write-only TLB operations, the actual value is irrelevant anyway and any old nearby variable will provide a suitable GPR to encode. The one point at which we really do need a zero to clear a context bank happens before any of the TLB maintenance where crashes have been reported, so is apparently not a problem... :/ Reported-by: AngeloGioacchino Del Regno <kholk11@gmail.com> Tested-by: Marc Gonzalez <marc.w.gonzalez@free.fr> Signed-off-by: Robin Murphy <robin.murphy@arm.com> Signed-off-by: Marc Gonzalez <marc.w.gonzalez@free.fr> --- Changes from v2: - Define and use QCOM_DUMMY_VAL for the 3 problematic mmio writes - Drop previous Reviewed-by and Tested-by tags (rationale: we are now writing a different value) Boot log: REMAP: PA=01680000 VA=ffffff80111b0000 SIZE=10000 arm-smmu 1680000.arm,smmu: probing hardware configuration... arm-smmu 1680000.arm,smmu: SMMUv2 with: arm-smmu 1680000.arm,smmu: stage 1 translation arm-smmu 1680000.arm,smmu: address translation ops arm-smmu 1680000.arm,smmu: non-coherent table walk arm-smmu 1680000.arm,smmu: (IDR0.CTTW overridden by FW configuration) arm-smmu 1680000.arm,smmu: stream matching with 16 register groups arm-smmu 1680000.arm,smmu: 6 context banks (0 stage-2 only) arm-smmu 1680000.arm,smmu: Supported page sizes: 0x63315000 arm-smmu 1680000.arm,smmu: Stage-1: 36-bit VA -> 36-bit IPA [ SMMU + 000048] = 00000000 [ SMMU + 000c00] = 00020000 [ SMMU + 000800] = 00000000 [ SMMU + 000c04] = 00020000 [ SMMU + 000804] = 00000000 [ SMMU + 000c08] = 00020000 [ SMMU + 000808] = 00000000 [ SMMU + 000c0c] = 00020000 [ SMMU + 00080c] = 00000000 [ SMMU + 000c10] = 00020000 [ SMMU + 000810] = 00000000 [ SMMU + 000c14] = 00020000 [ SMMU + 000814] = 00000000 [ SMMU + 000c18] = 00020000 [ SMMU + 000818] = 00000000 [ SMMU + 000c1c] = 00020000 [ SMMU + 00081c] = 00000000 [ SMMU + 000c20] = 00020000 [ SMMU + 000820] = 00000000 [ SMMU + 000c24] = 00020000 [ SMMU + 000824] = 00000000 [ SMMU + 000c28] = 00020000 [ SMMU + 000828] = 00000000 [ SMMU + 000c2c] = 00020000 [ SMMU + 00082c] = 00000000 [ SMMU + 000c30] = 00020000 [ SMMU + 000830] = 00000000 [ SMMU + 000c34] = 00020000 [ SMMU + 000834] = 00000000 [ SMMU + 000c38] = 00020000 [ SMMU + 000838] = 00000000 [ SMMU + 000c3c] = 00020000 [ SMMU + 00083c] = 00000000 [ SMMU + 008000] = 00000000 [ SMMU + 008058] = c00001fe [ SMMU + 009000] = 00000000 [ SMMU + 009058] = c00001fe [ SMMU + 00a000] = 00000000 [ SMMU + 00a058] = c00001fe [ SMMU + 00b000] = 00000000 [ SMMU + 00b058] = c00001fe [ SMMU + 00c000] = 00000000 [ SMMU + 00c058] = c00001fe [ SMMU + 00d000] = 00000000 [ SMMU + 00d058] = c00001fe [ SMMU + 00006c] = ffffffff [ SMMU + 000068] = ffffffff [ SMMU + 000070] = ffffffff [ SMMU + 000000] = 00201e36 [ SMMU + 000800] = 00001fff [ SMMU + 000800] = 1fff0000 [ SMMU + 001800] = 00000001 [ SMMU + 001000] = 0001f300 [ SMMU + 008010] = 00038011 [ SMMU + 008030] = 0080351c [ SMMU + 008020] = 00000000785d5000 [ SMMU + 008028] = 0000000000000000 [ SMMU + 008038] = 0004ff44 [ SMMU + 00803c] = 00000000 [ SMMU + 008000] = 00001067 [ SMMU + 000c00] = 00000000 atl1c 0000:01:00.0: Adding to iommu group 0 [ SMMU + 000c00] = 00000000 [ SMMU + 000800] = 80001480 --- drivers/iommu/arm-smmu.c | 15 ++++++++++++--- 1 file changed, 12 insertions(+), 3 deletions(-) diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c index 930c07635956..9435e4a7759f 100644 --- a/drivers/iommu/arm-smmu.c +++ b/drivers/iommu/arm-smmu.c @@ -59,6 +59,15 @@ #include "arm-smmu-regs.h" +/* + * Apparently, some Qualcomm arm64 platforms which appear to expose their SMMU + * global register space are still, in fact, using a hypervisor to mediate it + * by trapping and emulating register accesses. Sadly, some deployed versions + * of said trapping code have bugs wherein they go horribly wrong for stores + * using r31 (i.e. XZR/WZR) as the source register. + */ +#define QCOM_DUMMY_VAL -1 + #define ARM_MMU500_ACTLR_CPRE (1 << 1) #define ARM_MMU500_ACR_CACHE_LOCK (1 << 26) @@ -423,7 +432,7 @@ static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu, { unsigned int spin_cnt, delay; - writel_relaxed(0, sync); + writel_relaxed(QCOM_DUMMY_VAL, sync); for (delay = 1; delay < TLB_LOOP_TIMEOUT; delay *= 2) { for (spin_cnt = TLB_SPIN_COUNT; spin_cnt > 0; spin_cnt--) { if (!(readl_relaxed(status) & sTLBGSTATUS_GSACTIVE)) @@ -1761,8 +1770,8 @@ static void arm_smmu_device_reset(struct arm_smmu_device *smmu) } /* Invalidate the TLB, just in case */ - writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLH); - writel_relaxed(0, gr0_base + ARM_SMMU_GR0_TLBIALLNSNH); + writel_relaxed(QCOM_DUMMY_VAL, gr0_base + ARM_SMMU_GR0_TLBIALLH); + writel_relaxed(QCOM_DUMMY_VAL, gr0_base + ARM_SMMU_GR0_TLBIALLNSNH); reg = readl_relaxed(ARM_SMMU_GR0_NS(smmu) + ARM_SMMU_GR0_sCR0); -- 2.17.1 ^ permalink raw reply related [flat|nested] 8+ messages in thread
* Re: [PATCH v3] iommu/arm-smmu: Avoid constant zero in TLBI writes 2019-06-03 12:15 ` [PATCH v3] " Marc Gonzalez @ 2019-06-05 12:19 ` Will Deacon 2019-06-07 10:40 ` Marc Gonzalez 2019-06-12 8:10 ` Joerg Roedel 1 sibling, 1 reply; 8+ messages in thread From: Will Deacon @ 2019-06-05 12:19 UTC (permalink / raw) To: Marc Gonzalez, joro Cc: Robin Murphy, MSM, Linux ARM, iommu, AngeloGioacchino Del Regno, Jeffrey Hugo, Andy Gross, Bjorn Andersson [+Joerg on To:] On Mon, Jun 03, 2019 at 02:15:37PM +0200, Marc Gonzalez wrote: > From: Robin Murphy <robin.murphy@arm.com> > > Apparently, some Qualcomm arm64 platforms which appear to expose their > SMMU global register space are still, in fact, using a hypervisor to > mediate it by trapping and emulating register accesses. Sadly, some > deployed versions of said trapping code have bugs wherein they go > horribly wrong for stores using r31 (i.e. XZR/WZR) as the source > register. > > While this can be mitigated for GCC today by tweaking the constraints > for the implementation of writel_relaxed(), to avoid any potential > arms race with future compilers more aggressively optimising register > allocation, the simple way is to just remove all the problematic > constant zeros. For the write-only TLB operations, the actual value is > irrelevant anyway and any old nearby variable will provide a suitable > GPR to encode. The one point at which we really do need a zero to clear > a context bank happens before any of the TLB maintenance where crashes > have been reported, so is apparently not a problem... :/ > > Reported-by: AngeloGioacchino Del Regno <kholk11@gmail.com> > Tested-by: Marc Gonzalez <marc.w.gonzalez@free.fr> > Signed-off-by: Robin Murphy <robin.murphy@arm.com> > Signed-off-by: Marc Gonzalez <marc.w.gonzalez@free.fr> Acked-by: Will Deacon <will.deacon@arm.com> Joerg -- Please can you take this as a fix for 5.2, with a Cc stable? Cheers, Will ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v3] iommu/arm-smmu: Avoid constant zero in TLBI writes 2019-06-05 12:19 ` Will Deacon @ 2019-06-07 10:40 ` Marc Gonzalez 0 siblings, 0 replies; 8+ messages in thread From: Marc Gonzalez @ 2019-06-07 10:40 UTC (permalink / raw) To: Joerg Roedel, Bjorn Andersson Cc: Will Deacon, Robin Murphy, MSM, Linux ARM, iommu, AngeloGioacchino Del Regno, Jeffrey Hugo, Andy Gross On 05/06/2019 14:19, Will Deacon wrote: > On Mon, Jun 03, 2019 at 02:15:37PM +0200, Marc Gonzalez wrote: > >> From: Robin Murphy <robin.murphy@arm.com> >> >> Apparently, some Qualcomm arm64 platforms which appear to expose their >> SMMU global register space are still, in fact, using a hypervisor to >> mediate it by trapping and emulating register accesses. Sadly, some >> deployed versions of said trapping code have bugs wherein they go >> horribly wrong for stores using r31 (i.e. XZR/WZR) as the source >> register. >> >> While this can be mitigated for GCC today by tweaking the constraints >> for the implementation of writel_relaxed(), to avoid any potential >> arms race with future compilers more aggressively optimising register >> allocation, the simple way is to just remove all the problematic >> constant zeros. For the write-only TLB operations, the actual value is >> irrelevant anyway and any old nearby variable will provide a suitable >> GPR to encode. The one point at which we really do need a zero to clear >> a context bank happens before any of the TLB maintenance where crashes >> have been reported, so is apparently not a problem... :/ >> >> Reported-by: AngeloGioacchino Del Regno <kholk11@gmail.com> >> Tested-by: Marc Gonzalez <marc.w.gonzalez@free.fr> >> Signed-off-by: Robin Murphy <robin.murphy@arm.com> >> Signed-off-by: Marc Gonzalez <marc.w.gonzalez@free.fr> > > Acked-by: Will Deacon <will.deacon@arm.com> > > Joerg -- Please can you take this as a fix for 5.2, with a Cc stable? Hello Joerg, Can you ping this thread once this patch hits linux-next, so I can ask Bjorn to pick up the 8998 ANOC1 DT node, and the PCIe DT node that requires ANOC1. Bjorn: for ANOC1, a small fixup: s/arm,smmu/iommu/ https://patchwork.kernel.org/project/linux-arm-msm/list/?series=99701 https://patchwork.kernel.org/patch/10895341/ Regards. ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v3] iommu/arm-smmu: Avoid constant zero in TLBI writes 2019-06-03 12:15 ` [PATCH v3] " Marc Gonzalez 2019-06-05 12:19 ` Will Deacon @ 2019-06-12 8:10 ` Joerg Roedel 2019-06-14 11:24 ` Marc Gonzalez 1 sibling, 1 reply; 8+ messages in thread From: Joerg Roedel @ 2019-06-12 8:10 UTC (permalink / raw) To: Marc Gonzalez Cc: Will Deacon, Robin Murphy, MSM, Linux ARM, iommu, AngeloGioacchino Del Regno, Jeffrey Hugo, Andy Gross, Bjorn Andersson On Mon, Jun 03, 2019 at 02:15:37PM +0200, Marc Gonzalez wrote: > drivers/iommu/arm-smmu.c | 15 ++++++++++++--- > 1 file changed, 12 insertions(+), 3 deletions(-) Applied, thanks. It should show up in linux-next in the next days. ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v3] iommu/arm-smmu: Avoid constant zero in TLBI writes 2019-06-12 8:10 ` Joerg Roedel @ 2019-06-14 11:24 ` Marc Gonzalez 0 siblings, 0 replies; 8+ messages in thread From: Marc Gonzalez @ 2019-06-14 11:24 UTC (permalink / raw) To: Andy Gross, Bjorn Andersson; +Cc: MSM, Linux ARM, Jeffrey Hugo [ Trimming recipients to minimize inconvenience ] On 12/06/2019 10:10, Joerg Roedel wrote: > On Mon, Jun 03, 2019 at 02:15:37PM +0200, Marc Gonzalez wrote: > >> drivers/iommu/arm-smmu.c | 15 ++++++++++++--- >> 1 file changed, 12 insertions(+), 3 deletions(-) > > Applied, thanks. It should show up in linux-next in the next days. Almost there... Should be in tomorrow's next. https://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu.git/log/?h=next https://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu.git/commit/?h=next&id=4e4abae311e4b44aaf61f18a826fd7136037f199 Regards. ^ permalink raw reply [flat|nested] 8+ messages in thread
end of thread, other threads:[~2019-06-14 11:24 UTC | newest] Thread overview: 8+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2019-05-29 11:55 [PATCH v2] iommu/arm-smmu: Avoid constant zero in TLBI writes Marc Gonzalez 2019-05-29 13:05 ` Will Deacon 2019-05-29 14:31 ` Marc Gonzalez 2019-06-03 12:15 ` [PATCH v3] " Marc Gonzalez 2019-06-05 12:19 ` Will Deacon 2019-06-07 10:40 ` Marc Gonzalez 2019-06-12 8:10 ` Joerg Roedel 2019-06-14 11:24 ` Marc Gonzalez
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).