From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1C6ABC4332F for ; Thu, 6 Oct 2022 12:47:20 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229792AbiJFMrR (ORCPT ); Thu, 6 Oct 2022 08:47:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60270 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230381AbiJFMrL (ORCPT ); Thu, 6 Oct 2022 08:47:11 -0400 Received: from mail-lj1-x232.google.com (mail-lj1-x232.google.com [IPv6:2a00:1450:4864:20::232]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3F6C7A284F for ; Thu, 6 Oct 2022 05:47:08 -0700 (PDT) Received: by mail-lj1-x232.google.com with SMTP id r22so779817ljn.10 for ; Thu, 06 Oct 2022 05:47:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=cZ9oR+D/ntPl4smbOciC/3TQd2xPuUm410NdDVUtl4c=; b=gUZTgfHoXKZ9KAYcNB6Hm8/B92MZSVCP3muHOZCKxeD0wvduglvWrEEP2RoMF4W9zs KqRrutbb4DsEgyIi2llIp+IR3xDuStODcKdbYD+hi0SboIkcL+U2iEOEXsn3abBVI1dl F38ZVHYbE5V4MYXjxFk08WSyfn423JB/qrsJFCUgk0v9AWkM23KkyZEcNX94juWZXAq4 VPDkQpeWNWnHh7Hh7H5GZLrd9OpAjLu3B73DRYg0LTRNuMDaRvyccb/wZkyOu5NmuX14 SWwlIAr3oGcGeAGd9ESUjV6yv9yJqjFjthxrgkNjHTs/0u3HrIinDezK7fnZ2jVPqERZ t+ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=cZ9oR+D/ntPl4smbOciC/3TQd2xPuUm410NdDVUtl4c=; b=HO39PPTbPHJ6Hv30Y0kmlRow0Qmb1z7FNhPWPXFpYOvN9mZgV8YDe1NS/EZjqHT0dA BoSo5v4Dz4uZrzsR4ji5xliu1BLmeDxdp4Xd7CHwO/jcRUMim6LGoXyndlsqiMJcTkVF EdVxcLe0QeBYfZ6I43tIr28HT/Rtpb190Hv4qkbwuIOMytWPukZAllg6NTUB0w2mtJ3j 9ihOyul19I3G5lJi8LCfucfMCcsY1iQe7i3+J010AEsYJBUATn4qVMxPeqixuhO9P2kr IXZuuvQF1+IroFEBmbYr/SfFzaudZAh5ks65OejQm5Sv3Wq1JKW9EcVz/oEpik+qMdp1 WEvw== X-Gm-Message-State: ACrzQf09v2Ik/VVy8psrfjDUHmhaLUaMPJ9Jz4rZ1oO5e20wmbiCsEtH r8GyEcQzO36PdYEzeuuk7etLwQ== X-Google-Smtp-Source: AMsMyM5EcB/crcUMMdHpIfGRcaOqdbWcxtxQx671Ngdl2LqeccEGVyt4FrX/B++RPifOcwbFAu93VQ== X-Received: by 2002:a2e:a44a:0:b0:26e:177:d166 with SMTP id v10-20020a2ea44a000000b0026e0177d166mr1353951ljn.520.1665060426572; Thu, 06 Oct 2022 05:47:06 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id br32-20020a056512402000b00497a3e2a191sm2687659lfb.112.2022.10.06.05.47.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Oct 2022 05:47:06 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v4 04/34] ARM: dts: qcom: sdx55: align TLMM pin configuration with DT schema Date: Thu, 6 Oct 2022 14:46:29 +0200 Message-Id: <20221006124659.217540-5-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> References: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Schema also requires 'function' property, so two nodes for the same gpio (mux and config) should be merged into one. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Konrad Dybcio --- .../boot/dts/qcom-sdx55-telit-fn980-tlb.dts | 45 +++++++------------ 1 file changed, 15 insertions(+), 30 deletions(-) diff --git a/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts b/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts index a4fa468a095f..ac8b4626ae9a 100644 --- a/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts +++ b/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts @@ -282,40 +282,25 @@ &remoteproc_mpss { }; &tlmm { - pcie_ep_clkreq_default: pcie_ep_clkreq_default { - mux { - pins = "gpio56"; - function = "pcie_clkreq"; - }; - config { - pins = "gpio56"; - drive-strength = <2>; - bias-disable; - }; + pcie_ep_clkreq_default: pcie-ep-clkreq-default-state { + pins = "gpio56"; + function = "pcie_clkreq"; + drive-strength = <2>; + bias-disable; }; - pcie_ep_perst_default: pcie_ep_perst_default { - mux { - pins = "gpio57"; - function = "gpio"; - }; - config { - pins = "gpio57"; - drive-strength = <2>; - bias-pull-down; - }; + pcie_ep_perst_default: pcie-ep-perst-default-state { + pins = "gpio57"; + function = "gpio"; + drive-strength = <2>; + bias-pull-down; }; - pcie_ep_wake_default: pcie_ep_wake_default { - mux { - pins = "gpio53"; - function = "gpio"; - }; - config { - pins = "gpio53"; - drive-strength = <2>; - bias-disable; - }; + pcie_ep_wake_default: pcie-ep-wake-default-state { + pins = "gpio53"; + function = "gpio"; + drive-strength = <2>; + bias-disable; }; }; -- 2.34.1