From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5D31EC433F5 for ; Thu, 6 Oct 2022 12:47:54 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230495AbiJFMru (ORCPT ); Thu, 6 Oct 2022 08:47:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60514 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230515AbiJFMrR (ORCPT ); Thu, 6 Oct 2022 08:47:17 -0400 Received: from mail-lf1-x12d.google.com (mail-lf1-x12d.google.com [IPv6:2a00:1450:4864:20::12d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5B9DDA285B for ; Thu, 6 Oct 2022 05:47:11 -0700 (PDT) Received: by mail-lf1-x12d.google.com with SMTP id s20so2506118lfi.11 for ; Thu, 06 Oct 2022 05:47:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=S8p9f8npWVzLL+xxIGq+LPGJqP+UsFdvXgAaWjNbjvo=; b=ZQl6sc1Z5+iMiY2gchqm8S6xTWI+jW1mT5aCUTfvMnim5LGUkTR3FDJbhRPJ46R/Xu DarEIClYwON26S+FWr7jNVvsBKotzlggUY0I3Dl4nBJm0WPP5hsk1nVd0MZ7a+EnLMi0 cVSFxVC7BOutgHRPpk4W41ahdg/9FAgpypK94sHfr+8+TZkyGJMtF7/qS0PNSuYT6feQ aq1FNnysBCI93oqWFstrbw0DCZIvkhSGCCG9AUCpTtEJLkPs+2nhUPy7mJWfIfiju8rR XAKo7kwyGZr5FUFZVL5PkOy52EitdQ0u0NbsvXGYGTe7QLcmeUbRUmFd9BpdOmTUPxDD eh3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=S8p9f8npWVzLL+xxIGq+LPGJqP+UsFdvXgAaWjNbjvo=; b=KtNKwWcQGmSQ26VMe5KKsvAylUKcsnpVL6UbRGANSBwFml8KXC4o9umf0xtEukunTZ 2KKggBxuBweQXXxTAmXvBCZ69CmU8Mjgw4HxqaIUjZCB3Rz26l/6YiuA1z5LawpHkU4b HjqiI25/pHK5m3hqGbuSJ1hTTqX90k/d3sEFztOIbsXzWQD9zdPLFwb8dRlN7cMaJ+Nt +r2fl6ObS4KYKJJH4vShbkFn8oYXYZFt1p+EGb6VlhUC+uIO6cYVI+eLhx4NTEfr1yJz do8DX8sGFMfmLjbk6LI2ryMQsn+gRLdlVw+LNbpBKzuNOnIwMPfr1LllykGSmpxSBQyt y7iw== X-Gm-Message-State: ACrzQf3bKhEcC3+v+ymkNLS8Cehk4zn3syiX3c5u15s7fsyo2iMYZy9C 8YXOTdCyd7+QUiSoMVuqk3gwzA== X-Google-Smtp-Source: AMsMyM6GJkachmBXCsZZ+1BiT/IkJvvODP1yneccEIVK9DpoFZhxN8uU0usiSUk2Etn/hNbX+kl7zw== X-Received: by 2002:a05:6512:3da2:b0:4a2:6f93:2895 with SMTP id k34-20020a0565123da200b004a26f932895mr1631991lfv.437.1665060428994; Thu, 06 Oct 2022 05:47:08 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id br32-20020a056512402000b00497a3e2a191sm2687659lfb.112.2022.10.06.05.47.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Oct 2022 05:47:08 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v4 06/34] ARM: dts: qcom: msm8974: align TLMM pin configuration with DT schema Date: Thu, 6 Oct 2022 14:46:31 +0200 Message-Id: <20221006124659.217540-7-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> References: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Konrad Dybcio --- .../qcom-msm8974-lge-nexus5-hammerhead.dts | 30 +++++++++---------- 1 file changed, 15 insertions(+), 15 deletions(-) diff --git a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts b/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts index 6daceaa87802..8138f37233aa 100644 --- a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts +++ b/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts @@ -573,43 +573,43 @@ bcrmf@1 { }; &tlmm { - sdc1_on: sdc1-on { - clk { + sdc1_on: sdc1-on-state { + clk-pins { pins = "sdc1_clk"; drive-strength = <16>; bias-disable; }; - cmd-data { + cmd-data-pins { pins = "sdc1_cmd", "sdc1_data"; drive-strength = <10>; bias-pull-up; }; }; - sdc2_on: sdc2-on { - clk { + sdc2_on: sdc2-on-state { + clk-pins { pins = "sdc2_clk"; drive-strength = <6>; bias-disable; }; - cmd-data { + cmd-data-pins { pins = "sdc2_cmd", "sdc2_data"; drive-strength = <6>; bias-pull-up; }; }; - mpu6515_pin: mpu6515 { + mpu6515_pin: mpu6515-state { pins = "gpio73"; function = "gpio"; bias-disable; input-enable; }; - touch_pin: touch { - int { + touch_pin: touch-state { + int-pins { pins = "gpio5"; function = "gpio"; @@ -618,7 +618,7 @@ int { input-enable; }; - reset { + reset-pins { pins = "gpio8"; function = "gpio"; @@ -627,25 +627,25 @@ reset { }; }; - panel_pin: panel { + panel_pin: panel-state { pins = "gpio12"; function = "mdp_vsync"; drive-strength = <2>; bias-disable; }; - bt_pin: bt { - hostwake { + bt_pin: bt-state { + hostwake-pins { pins = "gpio42"; function = "gpio"; }; - devwake { + devwake-pins { pins = "gpio62"; function = "gpio"; }; - shutdown { + shutdown-pins { pins = "gpio41"; function = "gpio"; }; -- 2.34.1