linux-arm-msm.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Poovendhan Selvaraj <quic_poovendh@quicinc.com>
To: <agross@kernel.org>, <andersson@kernel.org>,
	<konrad.dybcio@linaro.org>, <robh+dt@kernel.org>,
	<krzysztof.kozlowski+dt@linaro.org>, <lee@kernel.org>,
	<mturquette@baylibre.com>, <sboyd@kernel.org>,
	<jassisinghbrar@gmail.com>, <catalin.marinas@arm.com>,
	<will@kernel.org>, <shawnguo@kernel.org>, <arnd@arndb.de>,
	<marcel.ziswiler@toradex.com>, <robimarko@gmail.com>,
	<dmitry.baryshkov@linaro.org>, <nfraprado@collabora.com>,
	<broonie@kernel.org>, <quic_gurus@quicinc.com>,
	<linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>,
	<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>
Cc: <quic_srichara@quicinc.com>, <quic_gokulsri@quicinc.com>,
	<quic_sjaganat@quicinc.com>, <quic_kathirav@quicinc.com>,
	<quic_arajkuma@quicinc.com>, <quic_anusha@quicinc.com>,
	<quic_devipriy@quicinc.com>
Subject: [PATCH V3 0/5] Enable crashdump collection support for IPQ9574
Date: Wed, 8 Feb 2023 11:03:27 +0530	[thread overview]
Message-ID: <20230208053332.16537-1-quic_poovendh@quicinc.com> (raw)

Crashdump collection is enabled based on the DLOAD bit in the TCSR register.
This bit is set during bootup and cleared during shutdown. During crash,
dload bit is not cleared, due to which uboot starts crashdump collection.

This patch series adds the support for crashdump collection.

DTS patch depends on the IPQ9574 baseport series
https://lore.kernel.org/linux-arm-msm/20230206103337.21000-1-quic_devipriy@quicinc.com/

V3:
	- change logs are added to the respective patches.

V2 can be found at 
https://lore.kernel.org/linux-arm-kernel/20230201090529.30446-1-quic_poovendh@quicinc.com/

Changes in V2:
	- rebased on linux-next/master
        - dropped co-developed by tag wherever applicable
	- V1 can be found at
	  https://lore.kernel.org/linux-arm-kernel/20230113160012.14893-1-quic_poovendh@quicinc.com/

Poovendhan Selvaraj (5):
  dt-bindings: scm: Add compatible for IPQ9574
  arm64: dts: qcom: Add support for Crashdump collection on IPQ9574
  firmware: scm: Modify only the DLOAD bit in TCSR register for download
    mode
  arm64: defconfig: Enable scm download mode config for IPQ Targets
  dt-bindings: mfd: Add the tcsr compatible for IPQ9574

 .../bindings/firmware/qcom,scm.yaml           |  1 +
 .../devicetree/bindings/mfd/qcom,tcsr.yaml    |  1 +
 arch/arm64/boot/dts/qcom/ipq9574.dtsi         | 26 ++++++++++++++++++-
 arch/arm64/configs/defconfig                  |  1 +
 drivers/firmware/qcom_scm.c                   | 12 ++++++---
 5 files changed, 36 insertions(+), 5 deletions(-)


base-commit: 49a8133221c71b935f36a7c340c0271c2a9ee2db
-- 
2.17.1


             reply	other threads:[~2023-02-08  5:34 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-02-08  5:33 Poovendhan Selvaraj [this message]
2023-02-08  5:33 ` [PATCH V3 1/5] dt-bindings: scm: Add compatible for IPQ9574 Poovendhan Selvaraj
2023-02-08  7:58   ` Krzysztof Kozlowski
2023-02-08  5:33 ` [PATCH V3 2/5] arm64: dts: qcom: Add support for Crashdump collection on IPQ9574 Poovendhan Selvaraj
2023-02-08  7:59   ` Krzysztof Kozlowski
2023-02-14  4:11     ` POOVENDHAN SELVARAJ
2023-02-14  7:47       ` Krzysztof Kozlowski
     [not found]         ` <86bb95e4-2e07-19a5-7b4f-15f25067d513@quicinc.com>
2023-02-14  9:44           ` Krzysztof Kozlowski
2023-02-14  9:56             ` POOVENDHAN SELVARAJ
2023-02-08  5:33 ` [PATCH V3 3/5] firmware: scm: Modify only the DLOAD bit in TCSR register for download mode Poovendhan Selvaraj
2023-02-08  5:33 ` [PATCH V3] arm64: defconfig: Enable scm download mode config for IPQ Targets Poovendhan Selvaraj
2023-02-08  8:00   ` Krzysztof Kozlowski
2023-02-13  5:09     ` POOVENDHAN SELVARAJ
2023-02-08 21:42   ` Bjorn Andersson
2023-02-13  5:07     ` POOVENDHAN SELVARAJ
2023-02-08  5:33 ` [PATCH V3 5/5] dt-bindings: mfd: Add the tcsr compatible for IPQ9574 Poovendhan Selvaraj
2023-03-03 10:12   ` Lee Jones

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230208053332.16537-1-quic_poovendh@quicinc.com \
    --to=quic_poovendh@quicinc.com \
    --cc=agross@kernel.org \
    --cc=andersson@kernel.org \
    --cc=arnd@arndb.de \
    --cc=broonie@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=devicetree@vger.kernel.org \
    --cc=dmitry.baryshkov@linaro.org \
    --cc=jassisinghbrar@gmail.com \
    --cc=konrad.dybcio@linaro.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=lee@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=marcel.ziswiler@toradex.com \
    --cc=mturquette@baylibre.com \
    --cc=nfraprado@collabora.com \
    --cc=quic_anusha@quicinc.com \
    --cc=quic_arajkuma@quicinc.com \
    --cc=quic_devipriy@quicinc.com \
    --cc=quic_gokulsri@quicinc.com \
    --cc=quic_gurus@quicinc.com \
    --cc=quic_kathirav@quicinc.com \
    --cc=quic_sjaganat@quicinc.com \
    --cc=quic_srichara@quicinc.com \
    --cc=robh+dt@kernel.org \
    --cc=robimarko@gmail.com \
    --cc=sboyd@kernel.org \
    --cc=shawnguo@kernel.org \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).