From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-0.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6A48EC2D0DB for ; Fri, 31 Jan 2020 21:43:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 35ABA214D8 for ; Fri, 31 Jan 2020 21:43:24 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="EAnJcYHO" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726174AbgAaVnX (ORCPT ); Fri, 31 Jan 2020 16:43:23 -0500 Received: from mail-vs1-f68.google.com ([209.85.217.68]:44867 "EHLO mail-vs1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726199AbgAaVnU (ORCPT ); Fri, 31 Jan 2020 16:43:20 -0500 Received: by mail-vs1-f68.google.com with SMTP id p6so5305117vsj.11 for ; Fri, 31 Jan 2020 13:43:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=77iC328Ix55f8VFyzEfO2GMt08mqvFscC4bjbzzCOZU=; b=EAnJcYHOR3ksx1xu/pw65w6JGYMh2xej0Mc4zDb3jtP78rR15ykv/sZtF0FkjJbSak b37qkQE2D14Y3z8vOROlg2MYyd005jIT3q29AlSTbjIBx/pCRxYehOaJ/wQjimcgSSxe 6M65uD4rgYGAFuPGbXKpa7AjCV3oL5q6ZOezM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=77iC328Ix55f8VFyzEfO2GMt08mqvFscC4bjbzzCOZU=; b=cPymf+tu6bc6IaVMQZh7LWcfG96hJ3Ja1V9Qo9P+TeRBb/4EHB9/ieW4UvgxexU1WM /tUEegY+HSXUDv0qxLoqkJgzq1ODUKAMOHDYcFO4HqpuRe4irNjkqFJnzsslgHGWV6bg ylJJgZelk4BEBb06U+CaNX92nQAB3nIkHZqxgGp3SJtWvopNMQZy4xXvmaA2IFIUmzMJ ARlXUpO60zNsTxUCk3MoueCFMXnqt0j5N//CLzKJ64xsqWgXOW29Z3RhrpUrNoeQm+cJ 5CC7mvgZZP2MitszNhhxJfYP8dmVnPtnrL/UX2d0iTkk3Q6KfPJRqz3klUM3uavxzUdS PAMQ== X-Gm-Message-State: APjAAAXu87C5FLWXvIMfMOmcbvP571JSgCwDwl11g5ZneBdO1+n9HPvk 7UX6rS8g8f6v+2iASOPDULs6OJHKG1c= X-Google-Smtp-Source: APXvYqwBp6SzfnXH2fxPI85/y0Hyh/CBVwRp4pm7o12251XEFlSsguDeymf6EYu8yWKcLQyKKG0cvw== X-Received: by 2002:a67:f14d:: with SMTP id t13mr7894907vsm.55.1580506998818; Fri, 31 Jan 2020 13:43:18 -0800 (PST) Received: from mail-ua1-f44.google.com (mail-ua1-f44.google.com. [209.85.222.44]) by smtp.gmail.com with ESMTPSA id e13sm2612097vsk.22.2020.01.31.13.43.17 for (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 31 Jan 2020 13:43:17 -0800 (PST) Received: by mail-ua1-f44.google.com with SMTP id 80so273417uah.9 for ; Fri, 31 Jan 2020 13:43:17 -0800 (PST) X-Received: by 2002:ab0:724c:: with SMTP id d12mr7797680uap.0.1580506997224; Fri, 31 Jan 2020 13:43:17 -0800 (PST) MIME-Version: 1.0 References: <1580472220-3453-1-git-send-email-smasetty@codeaurora.org> <1580472220-3453-2-git-send-email-smasetty@codeaurora.org> In-Reply-To: <1580472220-3453-2-git-send-email-smasetty@codeaurora.org> From: Doug Anderson Date: Fri, 31 Jan 2020 13:43:06 -0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v3] arm64: dts: qcom: sc7180: Add A618 gpu dt blob To: Sharat Masetty Cc: freedreno , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , dri-devel@freedesktop.org, linux-arm-msm , LKML , Bjorn Andersson , Jordan Crouse , Matthias Kaehlcke Content-Type: text/plain; charset="UTF-8" Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Hi, On Fri, Jan 31, 2020 at 4:04 AM Sharat Masetty wrote: > > + adreno_smmu: iommu@5040000 { > + compatible = "qcom,sc7180-smmu-v2", "qcom,smmu-v2"; > + reg = <0 0x05040000 0 0x10000>; > + #iommu-cells = <1>; > + #global-interrupts = <2>; > + interrupts = , > + , > + , > + , > + , > + , > + , > + , > + , > + ; > + clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>, > + <&gcc GCC_GPU_CFG_AHB_CLK>, > + <&gcc GCC_DDRSS_GPU_AXI_CLK>; > + > + clock-names = "bus", "iface", "mem_iface_clk"; Repeated comment from v2 feedback: Please send a patch to: Documentation/devicetree/bindings/iommu/arm,smmu.yaml ...adding 'qcom,sc7180-smmu-v2'. If you do this it will point out that you've added a new clock: "mem_iface_clk". Is this truly a new clock in sc7180 compared to previous IOMMUs? ...or is it not really needed? > + gmu: gmu@506a000 { > + compatible="qcom,adreno-gmu-618.0", "qcom,adreno-gmu"; > + reg = <0 0x0506a000 0 0x31000>, <0 0x0b290000 0 0x10000>, > + <0 0x0b490000 0 0x10000>; > + reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq"; > + interrupts = , > + ; > + interrupt-names = "hfi", "gmu"; > + clocks = <&gpucc GPU_CC_CX_GMU_CLK>, > + <&gpucc GPU_CC_CXO_CLK>, > + <&gcc GCC_DDRSS_GPU_AXI_CLK>, > + <&gcc GCC_GPU_MEMNOC_GFX_CLK>; > + clock-names = "gmu", "cxo", "axi", "memnoc"; > + power-domains = <&gpucc CX_GDSC>; > + power-domain-names = "cx"; As per continued comments on v2, please see if this works for you: power-domains = <&gpucc CX_GDSC>, <0>; power-domain-names = "cx", "gx"; ...and work to get something more real for "gx" ASAP. It did seem to boot for me and (unless someone disagrees) it seems better than totally leaving it out / violating the bindings? -Doug