From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 99AA2C48BDF for ; Tue, 15 Jun 2021 23:51:49 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 80A5B60FEB for ; Tue, 15 Jun 2021 23:51:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231617AbhFOXxx (ORCPT ); Tue, 15 Jun 2021 19:53:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53740 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231567AbhFOXxw (ORCPT ); Tue, 15 Jun 2021 19:53:52 -0400 Received: from mail-oi1-x22b.google.com (mail-oi1-x22b.google.com [IPv6:2607:f8b0:4864:20::22b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0B0C4C061760 for ; Tue, 15 Jun 2021 16:51:47 -0700 (PDT) Received: by mail-oi1-x22b.google.com with SMTP id x196so461276oif.10 for ; Tue, 15 Jun 2021 16:51:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=sLE+4KuWdjdZeNW3Ge8wUFy7N0024JkI5RTLUyFycfM=; b=hPIdAfa+xdHoNOeaThp5YDfrhnPE1c5eB78tqwMUW4kHmq0hLDgZ1zgBHUbp3f8575 q7oM6vLBezohkdTYTq/4n4Wb/HdI/DSXvlsPWU94i85QEe9Zb7rQJfxR++2foQMCgxgd a6Xaf4yyAfP+85QAaCZfehSX+VXKWj+jnGi3/3Z5KWddKgcf+gYUcbpz8UErqLn0g/BQ /p6AoBQlPHu7o0We0+FUox70s9MudnTOMBdWFVfhiNEQuAZMl3efbg75zMmMUZ69eQ+u 1MYFVobeyuyH05XSEuA0147ihaUQyoT5Dcy9eCt3O+izZT5bKDVFtcBR/zSpllYBzYMc A2tg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=sLE+4KuWdjdZeNW3Ge8wUFy7N0024JkI5RTLUyFycfM=; b=qiHotBdVBllpGFxKFMiWXLPQFx6EY42dZSi1ChEoFhIv8szY9/Xz0vnF4IJVfaj17w bTs+CUCHEqRYuS7YTzEBG/l4If0kfWLgqEBtA651WoyRZ4j9LHjCVnUOgqxe1OeeiuWm LbSQF0OwUQ5taz8q1UFxBq+y48A2U1LViu3mO8C84r62MeTQdPMZmMpiW0qIJJGt0YAC wQRJHwRBp8V7+7VDCuCMBVAQULVxDCGfRA51hNuXLdU/vHrl6a3ZEaRrsbaE0skK9uiO s2bZcMWPUqT7lqN0o6EmzSXOnci+k8Bj+3wRwIX9cVsS0JtLRYbGCUNtlfeq4dRIRb/e grXA== X-Gm-Message-State: AOAM533zZg2cDaXzLqRDvw5te9c27UIMB2LaQfT0flanQVOgaNh+xiuH 4lHsn1qK1YhBTxRnqFlqCtRv9A== X-Google-Smtp-Source: ABdhPJzxqRvD1ysPAPIqicKnDn1NEbcmJ0L20LCW/G5K2pkfl/1iLf7GWdjeVqitIiCTS4WM6C1dwA== X-Received: by 2002:aca:4c5:: with SMTP id 188mr1037328oie.95.1623801106117; Tue, 15 Jun 2021 16:51:46 -0700 (PDT) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id c205sm102053oib.20.2021.06.15.16.51.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Jun 2021 16:51:45 -0700 (PDT) Date: Tue, 15 Jun 2021 18:51:43 -0500 From: Bjorn Andersson To: Konrad Dybcio , vkoul@kernel.org Cc: ~postmarketos/upstreaming@lists.sr.ht, martin.botka@somainline.org, angelogioacchino.delregno@somainline.org, marijn.suijten@somainline.org, jamipkettunen@somainline.org, Andy Gross , Rob Herring , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] arm64: dts: qcom: sm8250: Add DMA to I2C/SPI Message-ID: References: <20210615142249.170512-1-konrad.dybcio@somainline.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210615142249.170512-1-konrad.dybcio@somainline.org> Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On Tue 15 Jun 09:22 CDT 2021, Konrad Dybcio wrote: > Add dma properties to I2C and SPI nodes to make sure DMA transfers can go > through. While at it, fix up the property order in SPI nodes to make #address- > and #size-cells go after all the meaningful properties. > Reviewed-by: Bjorn Andersson But I'll have to wait until Vinod has merged the compatible addition in the driver - or given me an Ack to include the pair here. Thanks, Bjorn > Signed-off-by: Konrad Dybcio > --- > Depends on this GPI DMA series: > https://patchwork.kernel.org/project/linux-arm-msm/list/?series=500245 > > arch/arm64/boot/dts/qcom/sm8250.dtsi | 200 +++++++++++++++++++++------ > 1 file changed, 160 insertions(+), 40 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi > index 806973d6ba55..1e8ad0017f58 100644 > --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi > @@ -561,6 +561,9 @@ i2c14: i2c@880000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c14_default>; > interrupts = ; > + dmas = <&gpi_dma2 0 0 QCOM_GPI_I2C>, > + <&gpi_dma2 1 0 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -572,10 +575,13 @@ spi14: spi@880000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma2 0 0 QCOM_GPI_SPI>, > + <&gpi_dma2 1 0 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -587,6 +593,9 @@ i2c15: i2c@884000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c15_default>; > interrupts = ; > + dmas = <&gpi_dma2 0 1 QCOM_GPI_I2C>, > + <&gpi_dma2 1 1 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -598,10 +607,13 @@ spi15: spi@884000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma2 0 1 QCOM_GPI_SPI>, > + <&gpi_dma2 1 1 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -613,6 +625,9 @@ i2c16: i2c@888000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c16_default>; > interrupts = ; > + dmas = <&gpi_dma2 0 2 QCOM_GPI_I2C>, > + <&gpi_dma2 1 2 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -624,10 +639,13 @@ spi16: spi@888000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma2 0 2 QCOM_GPI_SPI>, > + <&gpi_dma2 1 2 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -639,6 +657,9 @@ i2c17: i2c@88c000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c17_default>; > interrupts = ; > + dmas = <&gpi_dma2 0 3 QCOM_GPI_I2C>, > + <&gpi_dma2 1 3 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -650,10 +671,13 @@ spi17: spi@88c000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma2 0 3 QCOM_GPI_SPI>, > + <&gpi_dma2 1 3 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -678,6 +702,9 @@ i2c18: i2c@890000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c18_default>; > interrupts = ; > + dmas = <&gpi_dma2 0 4 QCOM_GPI_I2C>, > + <&gpi_dma2 1 4 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -689,10 +716,13 @@ spi18: spi@890000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP2_S4_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma2 0 4 QCOM_GPI_SPI>, > + <&gpi_dma2 1 4 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -717,6 +747,9 @@ i2c19: i2c@894000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c19_default>; > interrupts = ; > + dmas = <&gpi_dma2 0 5 QCOM_GPI_I2C>, > + <&gpi_dma2 1 5 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -728,10 +761,13 @@ spi19: spi@894000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP2_S5_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma2 0 5 QCOM_GPI_SPI>, > + <&gpi_dma2 1 5 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > }; > @@ -779,6 +815,9 @@ i2c0: i2c@980000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c0_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 0 QCOM_GPI_I2C>, > + <&gpi_dma0 1 0 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -790,10 +829,13 @@ spi0: spi@980000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 0 QCOM_GPI_SPI>, > + <&gpi_dma0 1 0 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -805,6 +847,9 @@ i2c1: i2c@984000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c1_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 1 QCOM_GPI_I2C>, > + <&gpi_dma0 1 1 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -816,10 +861,13 @@ spi1: spi@984000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 1 QCOM_GPI_SPI>, > + <&gpi_dma0 1 1 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -831,6 +879,9 @@ i2c2: i2c@988000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c2_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 2 QCOM_GPI_I2C>, > + <&gpi_dma0 1 2 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -842,10 +893,13 @@ spi2: spi@988000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 2 QCOM_GPI_SPI>, > + <&gpi_dma0 1 2 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -870,6 +924,9 @@ i2c3: i2c@98c000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c3_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 3 QCOM_GPI_I2C>, > + <&gpi_dma0 1 3 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -881,10 +938,13 @@ spi3: spi@98c000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 3 QCOM_GPI_SPI>, > + <&gpi_dma0 1 3 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -896,6 +956,9 @@ i2c4: i2c@990000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c4_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 4 QCOM_GPI_I2C>, > + <&gpi_dma0 1 4 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -907,10 +970,13 @@ spi4: spi@990000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 4 QCOM_GPI_SPI>, > + <&gpi_dma0 1 4 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -922,6 +988,9 @@ i2c5: i2c@994000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c5_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 5 QCOM_GPI_I2C>, > + <&gpi_dma0 1 5 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -933,10 +1002,13 @@ spi5: spi@994000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 5 QCOM_GPI_SPI>, > + <&gpi_dma0 1 5 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -948,6 +1020,9 @@ i2c6: i2c@998000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c6_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 6 QCOM_GPI_I2C>, > + <&gpi_dma0 1 6 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -959,10 +1034,13 @@ spi6: spi@998000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S6_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 6 QCOM_GPI_SPI>, > + <&gpi_dma0 1 6 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -987,6 +1065,9 @@ i2c7: i2c@99c000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c7_default>; > interrupts = ; > + dmas = <&gpi_dma0 0 7 QCOM_GPI_I2C>, > + <&gpi_dma0 1 7 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -998,10 +1079,13 @@ spi7: spi@99c000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP0_S7_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma0 0 7 QCOM_GPI_SPI>, > + <&gpi_dma0 1 7 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > }; > @@ -1046,6 +1130,9 @@ i2c8: i2c@a80000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c8_default>; > interrupts = ; > + dmas = <&gpi_dma1 0 0 QCOM_GPI_I2C>, > + <&gpi_dma1 1 0 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -1057,10 +1144,13 @@ spi8: spi@a80000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma1 0 0 QCOM_GPI_SPI>, > + <&gpi_dma1 1 0 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -1072,6 +1162,9 @@ i2c9: i2c@a84000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c9_default>; > interrupts = ; > + dmas = <&gpi_dma1 0 1 QCOM_GPI_I2C>, > + <&gpi_dma1 1 1 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -1083,10 +1176,13 @@ spi9: spi@a84000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma1 0 1 QCOM_GPI_SPI>, > + <&gpi_dma1 1 1 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -1098,6 +1194,9 @@ i2c10: i2c@a88000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c10_default>; > interrupts = ; > + dmas = <&gpi_dma1 0 2 QCOM_GPI_I2C>, > + <&gpi_dma1 1 2 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -1109,10 +1208,13 @@ spi10: spi@a88000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma1 0 2 QCOM_GPI_SPI>, > + <&gpi_dma1 1 2 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -1124,6 +1226,9 @@ i2c11: i2c@a8c000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c11_default>; > interrupts = ; > + dmas = <&gpi_dma1 0 3 QCOM_GPI_I2C>, > + <&gpi_dma1 1 3 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -1135,10 +1240,13 @@ spi11: spi@a8c000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma1 0 3 QCOM_GPI_SPI>, > + <&gpi_dma1 1 3 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -1150,6 +1258,9 @@ i2c12: i2c@a90000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c12_default>; > interrupts = ; > + dmas = <&gpi_dma1 0 4 QCOM_GPI_I2C>, > + <&gpi_dma1 1 4 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -1161,10 +1272,13 @@ spi12: spi@a90000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma1 0 4 QCOM_GPI_SPI>, > + <&gpi_dma1 1 4 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > > @@ -1189,6 +1303,9 @@ i2c13: i2c@a94000 { > pinctrl-names = "default"; > pinctrl-0 = <&qup_i2c13_default>; > interrupts = ; > + dmas = <&gpi_dma1 0 5 QCOM_GPI_I2C>, > + <&gpi_dma1 1 5 QCOM_GPI_I2C>; > + dma-names = "tx", "rx"; > #address-cells = <1>; > #size-cells = <0>; > status = "disabled"; > @@ -1200,10 +1317,13 @@ spi13: spi@a94000 { > clock-names = "se"; > clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>; > interrupts = ; > - #address-cells = <1>; > - #size-cells = <0>; > + dmas = <&gpi_dma1 0 5 QCOM_GPI_SPI>, > + <&gpi_dma1 1 5 QCOM_GPI_SPI>; > + dma-names = "tx", "rx"; > power-domains = <&rpmhpd SM8250_CX>; > operating-points-v2 = <&qup_opp_table>; > + #address-cells = <1>; > + #size-cells = <0>; > status = "disabled"; > }; > }; > -- > 2.32.0 >