From: Baruch Siach <baruch@tkos.co.il>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>
Cc: Baruch Siach <baruch@tkos.co.il>,
Selvam Sathappan Periakaruppan <speriaka@codeaurora.org>,
Kathiravan T <kathirav@codeaurora.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Kishon Vijay Abraham I <kishon@ti.com>,
Vinod Koul <vkoul@kernel.org>, Rob Herring <robh+dt@kernel.org>,
devicetree@vger.kernel.org, linux-phy@lists.infradead.org,
linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: [PATCH 0/5] arm64: IPQ6018 PCIe support
Date: Tue, 20 Apr 2021 14:21:35 +0300 [thread overview]
Message-ID: <cover.1618916235.git.baruch@tkos.co.il> (raw)
This series adds support for the single PCIe lane on IPQ6018 SoCs. The code is
ported from downstream Codeaurora v5.4 kernel. The main difference from
downstream code is the split of PCIe registers configuration from .init to
.post_init, since it requires phy_power_on().
Tested on IPQ6010 based hardware.
Baruch Siach (2):
dt-bindings: phy: qcom,qmp: Add IPQ60xx PCIe PHY bindings
dt-bindings: pci: qcom: Document PCIe bindings for IPQ6018 SoC
Selvam Sathappan Periakaruppan (3):
PCI: qcom: add support for IPQ60xx PCIe controller
phy: qcom-qmp: add QMP V2 PCIe PHY support for ipq60xx
arm64: dts: ipq6018: Add pcie support
.../devicetree/bindings/pci/qcom,pcie.txt | 24 ++
.../devicetree/bindings/phy/qcom,qmp-phy.yaml | 25 ++
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 109 +++++++
drivers/pci/controller/dwc/pcie-qcom.c | 279 ++++++++++++++++++
drivers/phy/qualcomm/phy-qcom-qmp.c | 147 +++++++++
drivers/phy/qualcomm/phy-qcom-qmp.h | 132 +++++++++
6 files changed, 716 insertions(+)
--
2.30.2
next reply other threads:[~2021-04-20 11:21 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-04-20 11:21 Baruch Siach [this message]
2021-04-20 11:21 ` [PATCH 1/5] PCI: qcom: add support for IPQ60xx PCIe controller Baruch Siach
2021-04-20 16:18 ` Rob Herring
2021-04-21 4:45 ` Baruch Siach
2021-04-21 18:45 ` Rob Herring
2021-04-20 11:21 ` [PATCH 2/5] phy: qcom-qmp: add QMP V2 PCIe PHY support for ipq60xx Baruch Siach
2021-04-20 11:21 ` [PATCH 3/5] arm64: dts: ipq6018: Add pcie support Baruch Siach
2021-04-20 11:21 ` [PATCH 4/5] dt-bindings: phy: qcom,qmp: Add IPQ60xx PCIe PHY bindings Baruch Siach
2021-04-30 15:04 ` [PATCH 4/5] dt-bindings: phy: qcom, qmp: " Rob Herring
2021-04-20 11:21 ` [PATCH 5/5] dt-bindings: pci: qcom: Document PCIe bindings for IPQ6018 SoC Baruch Siach
2021-04-30 15:05 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1618916235.git.baruch@tkos.co.il \
--to=baruch@tkos.co.il \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=kathirav@codeaurora.org \
--cc=kishon@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=robh+dt@kernel.org \
--cc=speriaka@codeaurora.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).