From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.3 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 179B5C35242 for ; Mon, 27 Jan 2020 09:46:36 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id D8B86218AC for ; Mon, 27 Jan 2020 09:46:35 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=st.com header.i=@st.com header.b="J3MhxrRE" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729074AbgA0Jqb (ORCPT ); Mon, 27 Jan 2020 04:46:31 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:58386 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728575AbgA0Jqb (ORCPT ); Mon, 27 Jan 2020 04:46:31 -0500 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 00R9Xw01021088; Mon, 27 Jan 2020 10:46:21 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=subject : to : cc : references : from : message-id : date : mime-version : in-reply-to : content-type : content-transfer-encoding; s=STMicroelectronics; bh=E/rKYRPDJcMQ0396IVRBqBD8xwSZOdjhXqLlB1Z0vAA=; b=J3MhxrRESRb+5UVWgNMrN+qcjKUU4J0NBvPc/lQxZmQW1wJ0bDhqRvt6oILLaFE4NDkg ubKKxtdv96H7AYUBNf9IGSgz9hOCOBTFhrKaqlpsvBpX1P3fy7/St/tE472edD/pUqWu URsdkC1rVl+27VtxSxamr0QiDAltkJJFVpkzNxiBq75JRnPjl403Yq5U781neMhFYTTz q+JBqlnBzRb21JDGaqcBbSsQDJ+o+UaS7hmn2zPNXZF0EUG8X3UfwNiEx5JWWCvgXQ7W UAEnih0Tso7uPS42M+qDJNZ+gT7IlwVMqRggMoGYEg2myfAEAwDcoONGlCUHuQxhPGv5 eQ== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2xrc1307fj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 27 Jan 2020 10:46:21 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 48ABA10002A; Mon, 27 Jan 2020 10:46:17 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag3node1.st.com [10.75.127.7]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 0FAFD20E5AD; Mon, 27 Jan 2020 10:46:17 +0100 (CET) Received: from lmecxl0889.lme.st.com (10.75.127.44) by SFHDAG3NODE1.st.com (10.75.127.7) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 27 Jan 2020 10:46:16 +0100 Subject: Re: [PATCH v2 7/8] remoteproc: qcom: q6v5: Add common panic handler To: Mathieu Poirier CC: Bjorn Andersson , Rob Herring , Mark Rutland , Ohad Ben-Cohen , linux-arm-msm , , Linux Kernel Mailing List , linux-remoteproc , Sibi Sankar , Rishabh Bhatnagar References: <20191227053215.423811-1-bjorn.andersson@linaro.org> <20191227053215.423811-8-bjorn.andersson@linaro.org> <20200110212806.GD11555@xps15> <20200122193936.GB3261042@ripper> <20200123171524.GV1511@yoga> <8d92c4b5-4238-23d2-50fc-1a5bdfc2c67b@st.com> From: Arnaud POULIQUEN Message-ID: Date: Mon, 27 Jan 2020 10:46:05 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.4.1 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.44] X-ClientProxiedBy: SFHDAG5NODE1.st.com (10.75.127.13) To SFHDAG3NODE1.st.com (10.75.127.7) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.138,18.0.572 definitions=2020-01-27_02:2020-01-24,2020-01-27 signatures=0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On 1/24/20 7:44 PM, Mathieu Poirier wrote: > On Thu, 23 Jan 2020 at 10:49, Arnaud POULIQUEN wrote: >> >> Hi Bjorn, Mathieu >> >> On 1/23/20 6:15 PM, Bjorn Andersson wrote: >>> On Thu 23 Jan 09:01 PST 2020, Mathieu Poirier wrote: >>> >>>> On Wed, 22 Jan 2020 at 12:40, Bjorn Andersson >>>> wrote: >>>>> >>>>> On Fri 10 Jan 13:28 PST 2020, Mathieu Poirier wrote: >>>>> >>>>>> On Thu, Dec 26, 2019 at 09:32:14PM -0800, Bjorn Andersson wrote: >>>>>>> Add a common panic handler that invokes a stop request and sleep enough >>>>>>> to let the remoteproc flush it's caches etc in order to aid post mortem >>>>>>> debugging. >>>>>>> >>>>>>> Signed-off-by: Bjorn Andersson >>>>>>> --- >>>>>>> >>>>>>> Changes since v1: >>>>>>> - None >>>>>>> >>>>>>> drivers/remoteproc/qcom_q6v5.c | 19 +++++++++++++++++++ >>>>>>> drivers/remoteproc/qcom_q6v5.h | 1 + >>>>>>> 2 files changed, 20 insertions(+) >>>>>>> >>>>>>> diff --git a/drivers/remoteproc/qcom_q6v5.c b/drivers/remoteproc/qcom_q6v5.c >>>>>>> index cb0f4a0be032..17167c980e02 100644 >>>>>>> --- a/drivers/remoteproc/qcom_q6v5.c >>>>>>> +++ b/drivers/remoteproc/qcom_q6v5.c >>>>>>> @@ -6,6 +6,7 @@ >>>>>>> * Copyright (C) 2014 Sony Mobile Communications AB >>>>>>> * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved. >>>>>>> */ >>>>>>> +#include >>>>>>> #include >>>>>>> #include >>>>>>> #include >>>>>>> @@ -15,6 +16,8 @@ >>>>>>> #include >>>>>>> #include "qcom_q6v5.h" >>>>>>> >>>>>>> +#define Q6V5_PANIC_DELAY_MS 200 >>>>>>> + >>>>>>> /** >>>>>>> * qcom_q6v5_prepare() - reinitialize the qcom_q6v5 context before start >>>>>>> * @q6v5: reference to qcom_q6v5 context to be reinitialized >>>>>>> @@ -162,6 +165,22 @@ int qcom_q6v5_request_stop(struct qcom_q6v5 *q6v5) >>>>>>> } >>>>>>> EXPORT_SYMBOL_GPL(qcom_q6v5_request_stop); >>>>>>> >>>>>>> +/** >>>>>>> + * qcom_q6v5_panic() - panic handler to invoke a stop on the remote >>>>>>> + * @q6v5: reference to qcom_q6v5 context >>>>>>> + * >>>>>>> + * Set the stop bit and sleep in order to allow the remote processor to flush >>>>>>> + * its caches etc for post mortem debugging. >>>>>>> + */ >>>>>>> +void qcom_q6v5_panic(struct qcom_q6v5 *q6v5) >>>>>>> +{ >>>>>>> + qcom_smem_state_update_bits(q6v5->state, >>>>>>> + BIT(q6v5->stop_bit), BIT(q6v5->stop_bit)); >>>>>>> + >>>>>>> + mdelay(Q6V5_PANIC_DELAY_MS); >>>>>> >>>>>> I really wonder if the delay should be part of the remoteproc core and >>>>>> configurable via device tree. Wanting the remote processor to flush its caches >>>>>> is likely something other vendors will want when dealing with a kernel panic. >>>>>> It would be nice to see if other people have an opinion on this topic. If not >>>>>> then we can keep the delay here and move it to the core if need be. >>>>>> >>>>> >>>>> I gave this some more thought and what we're trying to achieve is to >>>>> signal the remote processors about the panic and then give them time to >>>>> react, but per the proposal (and Qualcomm downstream iirc) we will do >>>>> this for each remote processor, one by one. >>>>> >>>>> So in the typical case of a Qualcomm platform with 4-5 remoteprocs we'll >>>>> end up giving the first one a whole second to react and the last one >>>>> "only" 200ms. >>>>> >>>>> Moving the delay to the core by iterating over rproc_list calling >>>>> panic() and then delaying would be cleaner imo. >>>> >>>> I agree. >>>> >>>>> >>>>> It might be nice to make this configurable in DT, but I agree that it >>>>> would be nice to hear from others if this would be useful. >>>> >>>> I think the delay has to be configurable via DT if we move this to the >>>> core. The binding can be optional and default to 200ms if not >>>> present. >>>> >>> >>> How about I make the panic() return the required delay and then we let >>> the core sleep for MAX() of the returned durations? > > I like it. > >> That way the default >>> is still a property of the remoteproc drivers - and 200ms seems rather >>> arbitrary to put in the core, even as a default. >> >> I agree with Bjorn, the delay should be provided by the platform. >> But in this case i wonder if it is simpler to just let the platform take care it? > > If I understand you correctly, that is what Bjorn's original > implementation was doing and it had drawbacks. Yes, Please tell me if i missed something, the only drawback seems mentioned is the accumulative delay. Could you elaborate how to implement the delay in remote proc core for multi rproc instance. Here is my view: To optimize the delay it would probably be necessary to compute: - the delay based on an initial date, - the delay requested by each rproc instance, - the delay elapsed in each rproc panic ops. Feasible but not straight forward... So I suppose that you are thinking about a solution based on the store of the max delay that would be applied after last panic() return? anyway, how do you determine the last rproc instance? seems that a prerequisite would be that the panic ops is mandatory... I'm not familiar with panic mechanism, but how panic ops are scheduled in SMP? Does panics ops would be treated in parallel (using msleep instead of mdelay)? In this case delays could not be cumulative... > >> For instance for stm32mp1 the stop corresponds to the reset on the remote processor core. To inform the coprocessor about an imminent shutdown we use a signal relying on a mailbox (cf. stm32_rproc_stop). >> In this case we would need a delay between the signal and the reset, but not after (no cache management). > > Here I believe you are referring to the upper limit of 500ms that is > needed for the mbox_send_message() in stm32_rproc_stop() to complete. > Since that is a blocking call I think it would fit with Bjorn's > proposal above if a value of '0' is returned by rproc->ops->panic(). > That would mean no further delays are needed (because the blocking > mbox_send_message() would have done the job already). Let me know if > I'm in the weeds. Yes you are :), this is what i thought, if delay implemented in core. Regards, Arnaud > >> >> Regards, >> Arnaud >>> >>> Regards, >>> Bjorn >>>